M30855FJGP#D3 Renesas Electronics America, M30855FJGP#D3 Datasheet - Page 359

• Manufacturer Part Number: M30855FJGP#D3
• Description: MCU 3/5V 512K I-TEMP 144-LQFP
• Manufacturer: Renesas Electronics America
• Series: M16C™ M32C/80r

Specifications of M30855FJGP#D3

• Core Processor: M32C/80
• Core Size: 16/32-Bit
• Speed: 32MHz
• Connectivity: CAN, I²C, IEBus, SIO, UART/USART
• Peripherals: DMA, WDT
• Number Of I /o: 121
• Program Memory Size: 512KB (512K x 8)
• Program Memory Type: FLASH
• Ram Size: 24K x 8
• Voltage - Supply (vcc/vdd): 3 V ~ 5.5 V
• Data Converters: A/D 34x10b, D/A 2x8b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• Eeprom Size: -

M
R
R
e
E
3
. v
J
2
Figure 23.10 C0TSR and C1TSR Registers
0
C
23.1.8 CANi Time Stamp Register (CiTSR Register)
1
9
8 /
0 .
B
0
3
5
0
G
3
The CiTSR register is a 16-bit counter. The TSPRE1 and TSPRE0 bits in the CiCTLR0 register select
the CAN bus bit clock divided by 1, 2, 3 or 4 as the count source for the CiTSR register.
When data transmission or reception is completed, the value of the CiTSR register is automatically
stored into the message slot.
In loopback mode, when either data frame receive message slot or remote frame receive message
slot is available to store the message, the value of the CiTSR register is also stored into the message
slot when data reception is completed. The value of the CiTSR register is not stored when data
transmission is completed.
The CiTSR register starts a counter increment when the RESET1 and RESET0 bits in the CiCTLR0
register are set to "0".
The CiTSR register is set to "0000
J
CANi Time Stamp Register
b15
7
u
o r
0 -
. l
• at the next count timing after the CiTSR register is set to "FFFF
• when the RESET1 and RESET0 bits are set to "1" (CAN module reset) by program; or
• when the TSRESET bit is set to "1" (CiTSR register reset) by program.
CAN bus bit clock =
u
NOTES:
0
1
p
, 1
0
3
1. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after
(
2
M
reset and supplying the clock to the CAN module.
0
3
0
b8
2
5
C
b7
8 /
Page 334
, 5
M
3
2
b0
C
f o
8 /
Value of time stamp
4
5
CAN bit time
9
) T
Symbol
C0TSR
C1TSR
4
1
16
(i=0, 1)
":
Address
0209
0289
16 -
16 -
0208
0288
Function
16
16
(i=0, 1)
After Reset
0000
0000
16
16
16
";
(1)
RW
RO
23. CAN Module