MCP6S21-I/SN Microchip Technology, MCP6S21-I/SN Datasheet - Page 19
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
MCP6S21-I/SN
Manufacturer Part Number
MCP6S21-I/SN
Description
IC PGA 1CH R-R I/O 8SOIC
Manufacturer
Microchip Technology
Datasheet
1.MCP6S22DM-PICTL.pdf
(43 pages)
Specifications of MCP6S21-I/SN
Package / Case
8-SOIC (3.9mm Width)
Amplifier Type
Programmable Gain
Number Of Circuits
1
Output Type
Rail-to-Rail
Slew Rate
22 V/µs
-3db Bandwidth
12MHz
Current - Input Bias
1pA
Voltage - Input Offset
275µV
Current - Supply
1mA
Current - Output / Channel
30mA
Voltage - Supply, Single/dual (±)
2.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Number Of Channels
1
Available Set Gain
30.1 dB (Typ)
Input Offset Voltage
0.275 mV @ 5.5 V
Input Bias Current (max)
0.000001 uA (Typ) @ 5.5 V
Operating Supply Voltage
3 V or 5 V
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 40 C
Mounting Style
SMD/SMT
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Gain Bandwidth Product
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCP6S21-I/SN
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
5.2
The analog functions are programmed through the SPI
interface using 16-bit words (see Figure 5-1 and
Figure 5-2). This data is sent to two of three 8-bit regis-
ters: Instruction Register (Register 5-1), Gain Register
(Register 5-2) and Channel Register (Register 5-3).
The power-up defaults for these three registers are:
• Instruction Register: 000x xxx0
• Gain Register: xxxx x000
• Channel Register: xxxx x000
REGISTER 5-1:
2003 Microchip Technology Inc.
Registers
bit 7-5
bit 4-1
bit 0
INSTRUCTION REGISTER
M2-M0: Command Bits
000 = NOP (Default) (Note 1)
001 = PGA enters Shutdown Mode as soon as a full 16-bit word is sent and CS is raised.
010 = Write to register.
011 = NOP (reserved for future use) (Note 1)
1XX = NOP (reserved for future use) (Note 1)
Unimplemented: Read as ‘0’ (reserved for future use)
A0: Indirect Address Bit
1 = Addresses the Channel Register
0 = Addresses the Gain Register (Default)
Legend:
R = Readable bit
-n = Value at POR
Note 1: All other bits in the 16-bit word (including A0) are “don’t cares”.
bit 7
W-0
M2
(Notes 1 and 2)
2: The device exits Shutdown mode when a valid command (other than NOP or Shut-
down) is sent and CS is raised; that valid command will be executed. Shutdown
does not toggle.
W-0
M1
W-0
M0
W = Writable bit
’1’ = Bit is set
U-x
—
Thus, these devices are initially programmed with the
Instruction Register set for NOP (no operation), a gain
of +1 V/V and CH0 as the input channel.
5.2.1
The Instruction Register has 3 command bits and 1
indirect address bit; see Register 5-1. The command
bits include a NOP (000) to support daisy chaining (see
Section 5.3, “Registers”); the other NOP commands
shown should not be used (they are reserved for future
use). The device is brought out of Shutdown mode
when a valid command, other than NOP or Shutdown, is
sent and CS is raised.
U = Unimplemented bit, read as ‘0’
’0’ = Bit is cleared
U-x
—
INSTRUCTION REGISTER
MCP6S21/2/6/8
U-x
—
x = Bit is unknown
U-x
—
DS21117A-page 19
bit 0
W-0
A0