73S8009C-DB Maxim Integrated Products, 73S8009C-DB Datasheet
73S8009C-DB
Specifications of 73S8009C-DB
Related parts for 73S8009C-DB
73S8009C-DB Summary of contents
Page 1
... Simplifying System Integration TM Demo Board User Manual 73S8009C February 10, 2010 Rev. 1.3 UM_8009C_059 ...
Page 2
... Demo Board User Manual © 2010 Teridian Semiconductor Corporation. All rights reserved. Teridian Semiconductor Corporation is a registered trademark of Teridian Semiconductor Corporation. Simplifying System Integration is a trademark of Teridian Semiconductor Corporation. All other trademarks are the property of their respective owners. Teridian Semiconductor Corporation makes no warranty for the use of its products, other than expressly contained in the Company’ ...
Page 3
... Optimization for Compliance with EMV ................................................................................... 12 4.3 Power Supply Input Configurations ........................................................................................ 12 4.3.1 USB Power ................................................................................................................. 12 4.3.2 Single Supply Power ................................................................................................... 12 4.4 ON/OFF Switch Operation ..................................................................................................... 13 5 73S8009C Demo Board Schematics, PCB Layouts and Bill of Materials .................................. 14 5.1 Schematics ............................................................................................................................ 14 5.2 73S8009C PCB Layouts ........................................................................................................ 15 5.3 73S8009C Demo Board Bill of Materials................................................................................. 18 6 Errata ............................................................................................................................................ 18 7 Ordering Information ...
Page 4
... Figure 6: 73S8009C Demo Board: Bottom View ..................................................................................... 15 Figure 7: 73S8009C Demo Board: Top Signal Layer .............................................................................. 16 Figure 8: 73S8009C Demo Board: Middle Layer 1, Ground Plane .......................................................... 16 Figure 9: 73S8009C Demo Board: Middle Layer 2, Supply Plane ........................................................... 17 Figure 10: 73S8009C Demo Board: Bottom Signal Layer ....................................................................... 17 Tables Table 1: Recommended Operating Conditions ......................................................................................... 6 Table 2: Absolute Maximum Ratings ...
Page 5
... Introduction The Teridian Semiconductor Corporation 73S8009C Demo Board is a platform for evaluating the Teridian 73S8009C 32-pin QFN Smart Card Interface IC. It incorporates the 73S8009C integrated circuit, and it is designed to operate either as a standalone platform (to be used in conjunction with an external microcontroller daughter card to be used in conjunction with the 73S12xxF evaluation platform. ...
Page 6
... The 73S12xxF Evaluation Board has two power supplies; 3.3 V and 5.0 V. Normally, the 5.0 V supply is tied to VPC IN on the 73S8009C board. The 73S8009C can supply the 3 the remainder of the system by configuring the jumpers accordingly. The 73S8009C VDD output can be disconnected from the rest of the evaluation board if desired and the 3 ...
Page 7
... UM_8009C_059 2 Connections This section describes the 73S8009C Demo Board external connectors. All the digital signals and power supply connections are made through 10-pin header connectors labeled J2 and J4 in Figure 2. Figure 2: 73S8009C Demo Board External Connectors Table 3 describes the pins for the J4 connector. There is one power pin (Pin 1) and one ground pin (Pin 9). ...
Page 8
... Demo Board User Manual Table 4 describes the J2 connector pins. Pin Pin Name 1 SCLK 2 I/OUC 3 SC4 4 SC8 OFF 5 6 GND 7 GND 8 GND 9 VPC IN 10 VPC IN Connections should be made in this order: • Power Supplies: Apply 3 pin pins 9 and depending on the setting of JP2. ...
Page 9
... UM_8009C_059 3 Jumpers, Switches and Test Points The items marked in Figure 3 are described in Table 5. Figure 3: 73S8009C Demo Board Description Rev. 1.3 73S8009C Demo Board User Manual 9 ...
Page 10
... Note: OFF_ACK must be set high to turn off. ON_OFF Jumper When set to 1-2, the ON_OFF input is set to ground which turns on the 73S8009C when power is applied. When set to 2-3, the push button switch is connected to the ON_OFF pin. When using VBUS as an always on configuration, JP3 must be set to the 1-2 position and the OFF_ACK input must be grounded ...
Page 11
... In this demo board, the switch is nominally open. The jumpers can be set in one of two ways: 1. Default setting: Use of PRES: JP5 must be set to PRES, and JP6 set to VDD 2 ...
Page 12
... VBUS to VBAT when the VBUS power is removed. This switch over is done smoothly and does not cause any disruption of the operation of the 73S8009C and the VDD output supply. The operation of the ON/OFF switch is overridden when VBUS is applied. The 73S8009C and VDD output will always be active while the VBUS voltage is applied ...
Page 13
... When VBUS is removed, the latched state of the ON/OFF switch input dictates the state of the 73S8009C. If the switch input was not closed, the state of this latch will not change. It will be in the same state before the VBUS power was applied has changed it holds the last toggled state ...
Page 14
... Demo Board User Manual 5 73S8009C Demo Board Schematics, PCB Layouts and Bill of Materials 5.1 Schematics J1 SCLK 1 SIO 2 SC4 3 SC8 4 OFF 5 GND 6 GND 7 GND 8 VPCIN 9 VPCIN 10 SSM_110_L_SV J2 Note: VPCIN 1 must be 2 between 2.7 3 and 6. VPCIN 9 10 TSM_110_01_L_SV J3 CMDVCC5 1 CMDVCC3 2 RSTIN 3 RDY ...
Page 15
... UM_8009C_059 5.2 73S8009C PCB Layouts Figure 5: 73S8009C Demo Board: Top View Figure 6: 73S8009C Demo Board: Bottom View Rev. 1.3 73S8009C Demo Board User Manual 15 ...
Page 16
... Demo Board User Manual Figure 7: 73S8009C Demo Board: Top Signal Layer Figure 8: 73S8009C Demo Board: Middle Layer 1, Ground Plane 16 UM_8009C_059 Rev. 1.3 ...
Page 17
... UM_8009C_059 Figure 9: 73S8009C Demo Board: Middle Layer 2, Supply Plane Figure 10: 73S8009C Demo Board: Bottom Signal Layer Rev. 1.3 73S8009C Demo Board User Manual 17 ...
Page 18
... Note: The resistors noted Ru and Rd in the schematic are not populated on the board. They can be implemented to adjust the features of the smart card reader. 6 Errata The 73S8009C Demo Board contains a silk screen error on JP6. The VDD and GND are reversed and have corrective decals attached to show the proper labeling. 18 ...
Page 19
... For more information about Teridian Semiconductor products or to check the availability of the 73S8009C, contact us at: 6440 Oak Canyon Road Suite 100 Irvine, CA 92618-5201 Telephone: (714) 508-8800 FAX: (714) 508-8878 Email: scr.support@teridian.com For a complete list of worldwide sales offices http://www.teridian.com. Rev. 1.3 73S8009C Demo Board User Manual Order Number 73S8009C-DB 19 ...
Page 20
... Demo Board User Manual Revision History Revision Date 1.0 5/22/2007 First publication. 1.1 8/9/2007 Corrected schematic error. 1.2 9/6/2007 Corrected pin number for OFF_ACK in pin description. 1.3 2/10/2010 Formatted in the new Teridian style. Added Section 1.1, Package Contents. Added Section 1.2, Safety and ESD Notes. ...