ADL5390ACPZ-WP Analog Devices Inc, ADL5390ACPZ-WP Datasheet
ADL5390ACPZ-WP
Specifications of ADL5390ACPZ-WP
Related parts for ADL5390ACPZ-WP
ADL5390ACPZ-WP Summary of contents
Page 1
FEATURES Matched pair of multiplying VGAs Broad frequency range 20 MHz to 2.4 GHz Continuous magnitude control from + −30 dB Output third-order intercept 24 dBm Output 1 dB compression point 11 dBm Output noise floor −148 dBm/Hz ...
Page 2
ADL5390 TABLE OF CONTENTS Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 5 ESD Caution.................................................................................. 5 Pin Configuration and Function Descriptions............................. 6 Typical Performance Characteristics ............................................. 7 General Structure ........................................................................... 11 Theory of Operation .................................................................. 11 Noise and Distortion.................................................................. 11 Applications..................................................................................... 12 Using ...
Page 3
SPECIFICATIONS = 50 Ω 25° 380 MHz, single-ended source drive to INPI and INPQ, and INMI and INMQ are ac-coupled common, unless otherwise noted. 66.5 Ω ...
Page 4
ADL5390 Parameter Output Noise Floor Output IP3 Output 1 dB Compression Point Input 1 dB Compression Point Gain Flatness Gain Matching Phase Matching Input Impedance Output Return Loss F = 900 MHz RF Maximum Gain Gain Conformance Output Noise Floor ...
Page 5
ABSOLUTE MAXIMUM RATINGS Table 2. Parameters Supply Voltage VPRF, VPS2 DSOP IBBP, IBBM, QBBP, QBBM RFOP, RFOM RF Input Power at Maximum Gain (INPI or INPQ, Single-Ended Drive) Equivalent Voltage Internal Power Dissipation θ (With Pad Soldered to Board) JA ...
Page 6
ADL5390 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 3. Pin Function Descriptions Pin No. Mnemonic Description 2, 3 QFLP, QFLM Q Baseband Input Filter Pins. Connect optional capacitor to reduce Q baseband gain control channel low- pass corner frequency ...
Page 7
TYPICAL PERFORMANCE CHARACTERISTICS –5 –10 –15 –20 –25 –30 0 0.25 0.50 GAIN SETPOINT Figure 3. Gain Magnitude vs. Gain Setpoint, RF Frequency = 70 MHz, 140 MHz, 380 MHz, 900 MHz, 2400 MHz (Channel I or ...
Page 8
ADL5390 25 σ DASH LINE σ 20 –3 = SOLID LINE –5 –10 –15 –20 0 0.2 0.4 0.6 GAIN SETPOINT Figure 9. Channel-to-Channel Phase Matching vs. Gain Setpoint, RF Frequency = 70 MHz, ...
Page 9
FUNDAMENTAL –10 –20 –30 –40 –50 2ND HARMONIC –60 –70 –80 3RD HARMONIC –90 –100 0 100 200 300 400 500 600 700 DIFF. BASEBAND INPUT LEVEL (mV p-p) Figure 15. Baseband Harmonic Distortion, (Channel I and Channel Q), ...
Page 10
ADL5390 300 250 SHUNT CAPACITANCE (pF) 200 SHUNT RESISTANCE (Ω) 150 100 50 20 220 420 620 820 1020 1220 1420 1620 1820 2020 2220 F (MHz) RF Figure 21. S11 of RF Input (Shunt R/C Representation) ADL5390 SDD22 90 ...
Page 11
GENERAL STRUCTURE THEORY OF OPERATION The simplified block diagram given in Figure 26 shows a matched pair of variable gain channels whose outputs are summed and presented to the final output. The RF/IF signals propagate from the left to the ...
Page 12
ADL5390 APPLICATIONS USING THE ADL5390 The ADL5390 is designed to operate Ω impedance system. Figure 29 illustrates an example where the RF/IF inputs are driven in a single-ended fashion, while the differential RF out- put is converted ...
Page 13
RF OUTPUT AND MATCHING The RF/IF outputs of the ADL5390, RFOP and RFOM, are open collectors of a transimpedance amplifier that need to be pulled up to the positive supply, preferably with RF chokes, as shown in Figure 30. The ...
Page 14
ADL5390 The 3 dB bandwidth is set by choosing C following equation: × 45 kHz 10 nF ≈ 0.5 pF external This equation has been verified for values of C 0.1 µF (bandwidth settings of ...
Page 15
GENERALIZED MODULATOR The ADL5390 can be configured as a traditional IQ quadrature modulator linear vector modulator by applying signals that are in quadrature to the RF/IF input channels. Since the quadrature generation is performed externally, its accuracy ...
Page 16
ADL5390 3GPP2 C.S0010-B, Table 6.5.2.1) was applied to the ADL5390. A cavity-tuned filter was used to reduce noise from the signal source being applied to the device. The 4.6 MHz pass band of this filter is apparent in the subsequent ...
Page 17
QUADRATURE MODULATOR The ADL5390 can be used as a quadrature modulator by driving the RF I and Q inputs (INPI and INPQ) single-ended through phase splitter to serve as the LO input. I/Q modulation is applied to ...
Page 18
ADL5390 RBW 10kHz * VBW 300kHz * ATT 5dB SWT 4s REF –26.6dBm * * –30 POS –26.623dBm –40 – –60 AVG –70 –80 –90 –100 –110 –120 CENTER 880MHz 1.29MHz/ STANDARD: CDMA IS95C CLASS 0 FWD ...
Page 19
EVALUATION BOARD The evaluation board circuit schematic for the ADL5390 is shown in Figure 44. The evaluation board is configured to be driven from a single-ended 50 Ω source. Although the input of the ADL5390 is differential, it may be ...
Page 20
ADL5390 Table 4. Evaluation Board Configuration Options Component Function R7, R9, R11, R14, I Channel Baseband Interface. Resistors R7 and R9 may be installed to R15, R19, R20, accommodate a baseband source that requires a specific terminating R21, C15, C19, ...
Page 21
C7 R5 0.1µF 0Ω 0Ω RFIN_I 10nF 66.5Ω 10nF C6 10nF L2 0Ω RFIN_Q R22 C5 66.5Ω 10nF R4 0Ω 0.1µF 100pF IBBP IBBM C19 R9 R7 0.1µF (OPEN) (OPEN) R19 0Ω R21 ...
Page 22
ADL5390 Figure 45. Component Side Layout Figure 46. Component Side Silkscreen Rev Page ...
Page 23
... OUTLINE DIMENSIONS PIN 1 INDICATOR 1.00 0.85 0.80 SEATING PLANE ORDERING GUIDE Models Temperature Range 1, 2 ADL5390ACPZ-WP −40°C to +85°C 1 ADL5390ACPZ-REEL7 −40°C to +85°C ADL5390-EVAL Pb-free part waffle pack. 4.00 BSC SQ 0.60 MAX 0.50 BSC TOP 3.75 VIEW BSC SQ 0.50 ...
Page 24
ADL5390 NOTES © 2004 Analog Devices, Inc. All rights reserved. Trademarks and regis- tered trademarks are the property of their respective owners. D04954–0–10/04(0) Rev Page ...