ATA3742P3-TGQY Atmel, ATA3742P3-TGQY Datasheet - Page 12

IC UHF ASK/FSK RECEIVER 20SOIC

ATA3742P3-TGQY

Manufacturer Part Number
ATA3742P3-TGQY
Description
IC UHF ASK/FSK RECEIVER 20SOIC
Manufacturer
Atmel
Datasheet

Specifications of ATA3742P3-TGQY

Frequency
310MHz ~ 440MHz
Sensitivity
-108dBm
Data Rate - Maximum
10 kBaud
Modulation Or Protocol
ASK, FSK
Applications
RKE, TPM, Security Systems
Current - Receiving
7mA
Data Interface
PCB, Surface Mount
Antenna Connector
PCB, Surface Mount
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 105°C
Package / Case
20-SOIC (0.300", 7.50mm Width)
Operating Frequency (max)
450000kHz
Operating Temperature (min)
-40C
Operating Temperature (max)
105C
Operating Temperature Classification
Industrial
Operating Supply Voltage (min)
4.5V
Operating Supply Voltage (typ)
5V
Operating Supply Voltage (max)
5.5V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Memory Size
-
Lead Free Status / Rohs Status
Compliant
Other names
ATA3742P3-TGQYTR
5.2
12
Polling Mode
ATA3742
Most applications are dominated by two transmission frequencies: f
used in the USA, f
parameters, the electrical characteristics display three conditions for each parameter.
The clock cycle of some function blocks depends on the selected baud rate range (BR_Range)
which is defined in the OPMODE register. This clock cycle T
mulas for further reference:
As seen in
three different modes. In sleep mode, the signal processing circuitry is disabled for the time
period T
nal processing circuits are enabled and settled. In the following bit-check mode, the incoming
data stream is analyzed bit by bit, looking for a valid transmitter signal. If no valid signal is
present, the receiver is set back to sleep mode after the period T
by check as it is a statistical process. An average value for T
acteristics. During T
consumption in polling mode is dependent on the duty cycle of the active mode and can be cal-
culated as:
During T
reception of a transmitted command, the transmitter must start the telegram with an adequate
preburst. The required length of the preburst is dependent on the polling parameters T
tup
depends on the actual bit rate and the number of bits (N
The following formula indicates how to calculate the preburst length.
T
I
BR_Range =
Spoll
Preburst
• Application USA (f
• Application Europe (f
• Other applications (T
, T
electrical characteristic is given as a function of T
Bitcheck
=
I
------------------------------------------------------------------------------------------------------------
Soff
Sleep
Sleep
T
Sleep
Figure 5-3 on page
and the startup time of a connected microcontroller (T
while consuming low current of I
T
and T
T
Sleep
Sleep
+ T
BR_Range0:
BR_Range1:
BR_Range2:
BR_Range3:
Send
Startup
+
Startup
Startup
+
I
XTO
Son
T
= 433.92 MHz in Europe. In order to ease the usage of all T
Startup
XTO
Clk
, the receiver is not sensitive to a transmitter signal. To guarantee the
+ T
= 4.90625 MHz, MODE = L, T
and T
is dependent on f
T
= 6.76438 MHz, MODE = H, T
Bitcheck
+
Startup
T
Bitcheck
Bitcheck
15, the receiver stays in polling mode in a continuous cycle of
T
T
T
T
XClk
XClk
XClk
XClk
+
+ T
T
Bitcheck
= 8
= 4
= 2
= 1
Start_microcontroller
the current consumption is I
T
T
T
T
XTO
Clk
Clk
Clk
Clk
S
= I
and on the logical state of pin MODE. The
Soff
Clk
. During the start-up period, T
).
Clk
Bitcheck
= 2.0383 µs)
Clk
Bitcheck
= 2.0697 µs)
XClk
) to be tested.
Bitcheck
is defined by the following for-
is given in the electrical char-
S
Start,microcontroller
= I
Send
. This period varies check
Son
. The average current
= 315 MHz is mainly
). T
Clk
4900B–RKE–11/07
Startup
-dependent
Bitcheck
Sleep
, all sig-
, T
thus
Star-

Related parts for ATA3742P3-TGQY