CYWUSB6935-48LFXC Cypress Semiconductor Corp, CYWUSB6935-48LFXC Datasheet - Page 19

• Manufacturer Part Number: CYWUSB6935-48LFXC
• Description: IC USB WIRELESS 2.4GHZ 48VQFN
• Manufacturer: Cypress Semiconductor Corp

Specifications of CYWUSB6935-48LFXC

• Frequency: 2.4GHz
• Data Rate - Maximum: 62.5kbps
• Modulation Or Protocol: DSSS, GFSK
• Applications: AMR, ISM, RKE
• Power - Output: 0dBm
• Sensitivity: -95dBm
• Voltage - Supply: 2.7 V ~ 3.6 V
• Current - Receiving: 57.7mA
• Current - Transmitting: 69.1mA
• Data Interface: PCB, Surface Mount
• Antenna Connector: PCB, Surface Mount
• Operating Temperature: 0°C ~ 70°C
• Package / Case: 48-VQFN Exposed Pad, 48-HVQFN, 48-SQFN, 48-DHVQFN
• Transmitting Current: 69.1mA
• Data Rate: 62.5Kbps
• Frequency Range: 2.4GHz To 2.483GHz
• Modulation Type: GFSK
• Rf Ic Case Style: QFN
• No. Of Pins: 48
• Supply Voltage Range: 2.7V To 3.6V
• Operating: RoHS Compliant
• Sensitivity Dbm: -95dBm
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Memory Size: -
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 428-1625

Note:
Document 38-16008 Rev. *A
Bit
7
6:0 Channel
Bit
7:6 Reserved
5
4:0 RSSI
Bit
7:3
2:0
6.
Reserved
The RSSI will collect a single value each time the part is put into receive mode via Control register (Reg 0x03, bit 7=1). See Section 4.7 for more details.
Name
Reserved This bit is reserved and should be written with zero.
Name
Valid
Name
Reserved
PA Bias
7
7
7
Addr: 0x21
Addr: 0x22
Addr: 0x23
Reserved
Description
The Channel register (Reg 0x21) is used to determine the Synthesizer frequency. A value of 2 corresponds to a communi-
cation frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479GHz. The channels are separated
from each other by 1 MHz intervals.
Limit application usage to channels 2-79 to adhere to FCC regulations. FCC regulations require that channels 0 and 1 and
any channel greater than 79 be avoided. Use of other channels may be restricted by other regulatory agencies. The
application MCU must ensure that this register is modified before transmitting data over the air for the first time.
Description
These bits are reserved. This register is read-only.
The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is Read Only.
The Receive Strength Signal Indicator (RSSI) value indicates the strength of the received signal. This is a read only
value with the higher values indicating stronger received signals meaning more reliable transmissions.
Description
These bits are reserved and should be written with zeroes.
The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7)
or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the
transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general
purpose communication a value of 7 is recommended. See Table 4-1 for typical output power steps based on the PA
Bias bit settings.
1 = RSSI value is valid
0 = RSSI value is invalid
6
6
6
Figure 7-25. Receive Signal Strength Indicator (RSSI)
Reserved
Valid
5
5
5
Figure 7-26. Power Control
Figure 7-24. Channel
REG_CHANNEL
4
4
4
REG_RSSI
REG_PA
Channel
3
3
3
RSSI
2
2
2
[6]
PA Bias
1
1
1
CYWUSB6935
Default: 0x00
Default: 0x00
Default: 0x00
Page 19 of 32
0
0
0