M058LAN Nuvoton Technology Corporation of America, M058LAN Datasheet - Page 231

no-image

M058LAN

Manufacturer Part Number
M058LAN
Description
IC MCU 32BIT 32KB FLASH 48LQFP
Manufacturer
Nuvoton Technology Corporation of America
Series
NuMicro M051™r
Datasheets

Specifications of M058LAN

Core Processor
ARM Cortex-M0
Core Size
32-Bit
Speed
50MHz
Connectivity
EBI/EMI, I²C, IrDA, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, LVD, POR, PWM, WDT
Number Of I /o
40
Program Memory Size
32KB (32K x 8)
Program Memory Type
FLASH
Ram Size
4K x 8
Voltage - Supply (vcc/vdd)
2.5 V ~ 5.5 V
Data Converters
A/D 8x12b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
48-LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
M058LAN
Manufacturer:
NuvoTon
Quantity:
950
Part Number:
M058LAN
Manufacturer:
Nuvoton Technology Corporation of America
Quantity:
10 000
Part Number:
M058LAN
Manufacturer:
NUVOTON
Quantity:
20 000
6.7.1
6.7.2
6.7 Serial Peripheral Interface (SPI) Controller
NuMicro M051
The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which
operates in full duplex mode. Devices communicate in master/slave mode with 4-wire bi-direction
interface. NuMicro M051
parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion
on data transmitted to a peripheral device. Each set of SPI controller can be set as a master; it
also can be configured as a slave device controlled by an off-chip master device.
Overview
Features
Up to two sets of SPI controller
Support master or slave mode operation
Configurable bit length up to 32 bits of a transfer word and configurable word numbers up to 2
Provide burst mode operation, transmit/receive can be transferred up to two times word
Support MSB or LSB first transfer
Byte or word Suspend Mode
Variable output serial clock frequency in master mode
Support two programmable serial clock frequencies in master mode
of a transaction, so the maximum bit length is 64 bits for each data transfer
transaction in one transfer
series contains up to two sets of SPI controller performing a serial-to-
Series Technical Reference Manual
- 231 -
Publication Release Date: Sept 14, 2010
Revision V1.2

Related parts for M058LAN