PK40X128VLQ100 Freescale Semiconductor, PK40X128VLQ100 Datasheet - Page 61

• Manufacturer Part Number: PK40X128VLQ100
• Description: IC ARM CORTEX MCU 128K 144-LQFP
• Manufacturer: Freescale Semiconductor
• Series: Kinetisr

Specifications of PK40X128VLQ100

• Core Processor: ARM Cortex-M4
• Core Size: 32-Bit
• Speed: 100MHz
• Connectivity: CAN, EBI/EMI, I²C, IrDA, SDHC, SPI, UART/USART, USB, USB OTG
• Peripherals: DMA, I²S, LCD, LVD, POR, PWM, WDT
• Number Of I /o: 98
• Program Memory Size: 128KB (128K x 8)
• Program Memory Type: FLASH
• Ram Size: 32K x 8
• Voltage - Supply (vcc/vdd): 1.71 V ~ 3.6 V
• Data Converters: A/D 33x16b, D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 105°C
• Package / Case: 144-LQFP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

6.8.10 I
This section provides the AC timings for the I
modes (clocks input). All timings are given for non-inverted serial clock polarity
(TCR[TSCKP] = 0, RCR[RSCKP] = 0) and a non-inverted frame sync (TCR[TFSI] = 0,
RCR[RFSI] = 0). If the polarity of the clock and/or the frame sync have been inverted, all
the timings remain valid by inverting the clock signal (I2S_BCLK) and/or the frame sync
(I2S_FS) shown in the figures below.
Freescale Semiconductor, Inc.
I2S_MCLK (output)
I2S_BCLK (output)
I2S_FS (output)
I2S_FS (input)
I2S_TXD
I2S_RXD
Num
S10
S1
S2
S3
S4
S5
S6
S7
S8
S9
2
S switching specifications
Operating voltage
I2S_MCLK cycle time
I2S_MCLK pulse width high/low
I2S_BCLK cycle time
I2S_BCLK pulse width high/low
I2S_BCLK to I2S_FS output valid
I2S_BCLK to I2S_FS output invalid
I2S_BCLK to I2S_TXD valid
I2S_BCLK to I2S_TXD invalid
I2S_RXD/I2S_FS input setup before I2S_BCLK
I2S_RXD/I2S_FS input hold after I2S_BCLK
Description
S5
S7
K40 Sub-Family Data Sheet Data Sheet, Rev. 4, 3/2011.
S4
Figure 27. I
Table 42. I
S9
S9
S1
S3
S2
S10
2
S timing — master mode
2
S master mode timing
Preliminary
S4
S2
2
S in master (clocks driven) and slave
S8
S7
Peripheral operating requirements and behaviors
2 x t
5 x t
45%
45%
Min.
-2.5
2.7
20
—
—
-3
0
SYS
SYS
Max.
55%
55%
3.6
15
15
—
—
—
—
—
MCLK period
S10
BCLK period
S6
S8
Unit
ns
ns
ns
ns
ns
ns
ns
ns
V
61