ELLXT971ABE.A4-870479 Cortina Systems Inc, ELLXT971ABE.A4-870479 Datasheet - Page 24

no-image

ELLXT971ABE.A4-870479

Manufacturer Part Number
ELLXT971ABE.A4-870479
Description
TXRX FAST ETH EXT TEMP 64-PBGA
Manufacturer
Cortina Systems Inc

Specifications of ELLXT971ABE.A4-870479

Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
1008-1004

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
Cortina Systems Inc
Quantity:
135
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
TI
Quantity:
1 624
Part Number:
ELLXT971ABE.A4-870479
Manufacturer:
Cortina Systems Inc
Quantity:
10 000
LXT971A PHY
Datasheet
249414, Revision 5.2
13 September 2007
5.0
5.1
Note:
5.1.1
5.1.2
Cortina Systems
Functional Description
This chapter has the following sections:
Device Overview
The LXT971A PHY is a single-port Fast Ethernet 10/100 PHY that supports 10 Mbps and
100 Mbps networks. It complies with applicable requirements of IEEE 802.3. It directly
drives either a 100BASE-TX line or a 10BASE-T line.
The LXT971A PHY also supports 100BASE-FX operation through an LVPECL interface.
Comprehensive Functionality
The LXT971A PHY provides a standard Media Independent Interface (MII) for 10/100
MACs. The LXT971A PHY performs all functions of the Physical Coding Sublayer (PCS)
and Physical Media Attachment (PMA) sublayer as defined in the IEEE 802.3 100BASE-X
standard. It also performs all functions of the Physical Media Dependent (PMD) sublayer
for 100BASE-TX connections.
The LXT971A PHY reads its configuration pins on power-up to check for forced operation
settings.
If the LXT971A PHY is not set for forced operation, it uses auto-negotiation/parallel
detection to automatically determine line operating conditions. If the PHY device on the
other side of the link supports auto-negotiation, the LXT971A PHY auto-negotiates with it
using Fast Link Pulse (FLP) Bursts. If the PHY partner does not support auto-negotiation,
the LXT971A PHY automatically detects the presence of either link pulses (10 Mbps PHY)
or Idle symbols (100 Mbps PHY) and sets its operating conditions accordingly.
The LXT971A PHY provides half-duplex and full-duplex operation at 100 Mbps and
10 Mbps.
Optimal Signal Processing Architecture
The LXT971A PHY incorporates high-efficiency Optimal Signal Processing (OSP) design
techniques, which combine optimal properties of digital and analog signal processing.
The receiver utilizes decision feedback equalization to increase noise and cross-talk
immunity by as much as 3 dB over an ideal all-analog equalizer. Using OSP mixed-signal
processing techniques in the receive equalizer avoids the quantization noise and
®
LXT971A Single-Port 10/100 Mbps PHY Transceiver
Section 5.1, Device Overview, on page 24
Section 5.2, Network Media / Protocol Support, on page 25
Section 5.3, Operating Requirements, on page 29
Section 5.4, Initialization, on page 30
Section 5.5, Establishing Link, on page 34
Section 5.6, MII Operation, on page 36
Section 5.7, 100 Mbps Operation, on page 42
Section 5.8, 10 Mbps Operation, on page 49
Section 5.9, Monitoring Operations, on page 50
Section 5.10, Boundary Scan (JTAG 1149.1) Functions, on page 52
5.0 Functional Description
Page 24

Related parts for ELLXT971ABE.A4-870479