NCN6001DTBR2G ON Semiconductor, NCN6001DTBR2G Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/4/495/on_semiconductor_sml.jpg)
NCN6001DTBR2G
Manufacturer Part Number
NCN6001DTBR2G
Description
IC INTERFACE SMART CARD 20TSSOP
Manufacturer
ON Semiconductor
Datasheet
1.NCN6001DTBR2.pdf
(36 pages)
Specifications of NCN6001DTBR2G
Applications
Smart Card
Interface
Microcontroller
Voltage - Supply
2.75 V ~ 5.5 V
Package / Case
20-TSSOP
Mounting Type
Surface Mount
Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 25 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
NCN6001DTBR2GOS
NCN6001DTBR2GOS
NCN6001DTBR2GOSTR
NCN6001DTBR2GOS
NCN6001DTBR2GOSTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
NCN6001DTBR2G
Manufacturer:
ON
Quantity:
2 462
Part Number:
NCN6001DTBR2G
Manufacturer:
ON/安森美
Quantity:
20 000
PIN FUNCTIONS AND DESCRIPTION
TSSOP
18
19
20
LLGA
15
16
17
CRD_DET
CRD_RST
CRD_IO
Name
OUTPUT
INPUT
Pullup
Type
I/O
The signal coming from the external card connector is used to detect the presence of
the card. A built−in pullup low current source biases this pin High, making it active
LOW, assuming one side of the external switch is connected to ground. A built−in
digital filter protect the system against voltage spikes present on this pin.
The polarity of the signal is programmable by the MOSI message, according to the
logic state depicted Table 2. On the other hand, the meaning of the feedback
message contained in the MISO register bit b4, depends upon the SPI mode of
operation as defined here below:
SPI Normal Mode: The MISO bit b4 is High when a card is inserted, whatever be the
polarity of the card detect switch.
SPI Special Mode: The MISO bit b4 copies the logic state of the Card detect switch as
depicted here below, whatever be the polarity of the switch used to handle the
detection:
In both cases, the chip must be programmed to control the right logic state (Table 2).
Since the bias current supplied by the chip is very low, typically 5.0 mA, care must be
observed to avoid low impedance or cross coupling when this pin is in the Open state.
This pin is connected to the RESET pin of the card connector. A level translator
adapts the RESET signal from the microcontroller to the external card. The output
current is internally limited to 15 mA.
The CRD_RST is validated when CS = Low and hard wired to Ground when the card
is deactivated, by and internal active pull down circuit.
Care must be observed, at PCB design level, to avoid cross coupling between this
signal and the CRD_CLK clock.
This pin handles the connection to the serial I/O pin of the card connector. A
bidirectional level translator adapts the serial I/O signal between the card and the
microcontroller. An internal active pull down MOS device forces this pin to Ground
during either the CRD_VCC startup sequence, or when CRD_VCC = 0 V. The
CRD_IO pin current is internally limited to 15 mA.
Care must be observed, at PCB design level, to avoid cross coupling between this
signal and the CRD_CLK clock.
http://onsemi.com
CRD_DET = Low → MISO/b4 = Low
CRD_DET = High → MISO/b4 = High
6
Description