TSL2561T TAOS, TSL2561T Datasheet
TSL2561T
Specifications of TSL2561T
Available stocks
Related parts for TSL2561T
TSL2561T Summary of contents
Page 1
... ADDR SEL 2 GND 3 Package Drawings are Not to Scale y 1. ADDR SEL 2 GND 3 r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 PACKAGE CS 6-LEAD CHIPSCALE (TOP VIEW) 6 SDA 1 5 INT 4 SCL PACKAGE T 6-LEAD TMB (TOP VIEW) 6 SDA 5 INT 4 SCL Copyright E 2005, TAOS Inc ...
Page 2
... The TSL256x devices have the ability to define a threshold above and below the current light level. An interrupt is generated when the value of a conversion exceeds either of these limits. Copyright E 2005, TAOS Inc. 2 Channel 0 ...
Page 3
... TEST CONDITIONS Active Power down 3 mA sink current 6 mA sink current r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 ORDERING NUMBER TSL2560CS T TSL2560T TSL2561CS T TSL2561T −0 3.8 V − − MIN NOM MAX 2.7 3 3.6 −30 70 −0.5 0.8 2.1 3.6 MIN ...
Page 4
... Lux) high gain (actual Lux), high gain Incandescent light source: mode (Note 402 ms int Copyright E 2005, TAOS Inc 255C, (unless otherwise noted) (see DD A TSL2560T, TSL2561T CHANNEL CHANNEL MIN 690 Ch0 0 = 402 ms 402 ms int Ch1 0 Ch0 Ch1 Ch0 ...
Page 5
... T osc = 13.7 ms osc = 101 ms osc = 402 ms osc 918)/2 − 5047 918)/2 − 37177 = 178 ms for nominal f = 735 kHz. int osc r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 = (number of clock cycles)/f . int osc Copyright E 2005, TAOS Inc ...
Page 6
... SCL clock low period (LOW) t SCL clock high period (HIGH) t Detect clock/data low timeout (TIMEOUT) t Clock/data fall time F t Clock/data rise time R C Input pin capacitance i Copyright E 2005, TAOS Inc 255C (unless otherwise noted TEST CONDITIONS r www.taosinc.com MIN TYP MAX UNIT 12 100 400 ms ...
Page 7
... Figure 1. Timing Diagrams R ACK by TSL256x R ACK by TSL256x Frame 2 Data Byte From TSL256x r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 t (SUSTO Stop t (LOWMEXT ACK by TSL256x Frame 2 Command Byte NACK by Master Copyright E 2005, TAOS Inc. r Stop by Master Stop by Master 7 ...
Page 8
... NORMALIZED RESPONSIVITY vs. ANGULAR DISPLACEMENT — CS PACKAGE 1.0 0.8 0.6 0.4 0.2 0 −90 −60 − − Angular Displacement − Figure 5 Copyright E 2005, TAOS Inc. 8 TYPICAL CHARACTERISTICS SPECTRAL RESPONSIVITY Channel 0 Photodiode Channel 1 Photodiode 400 500 600 700 800 900 1000 1100 − Wavelength − nm ...
Page 9
... C bus Fast-Mode. The TSL256x offers three slave Table 1. Slave Address Selection SLAVE ADDRESS 0101001 0111001 1001001 2 C protocols on pages 9 through 12. A read/write bit should r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 SMB ALERT ADDRESS 0001100 0001100 0001100 2 C specification: Copyright E 2005, TAOS Inc ...
Page 10
... Rd Read (bit value Start Condition Sr Repeated Start Condition Wr Write (bit value Shown under a field indicates that that field is required to have a value of X ... Continuation of protocol Master-to-Slave Slave-to-Master Figure 7. SMBus and I Copyright E 2005, TAOS Inc C protocols, please review the Slave Address Wr A Data Byte ...
Page 11
... Figure 12. SMBus Write Word Protocol Slave Address Figure 13. SMBus Read Word Protocol r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 Data Byte Data Byte Low Data Byte High ... Rd A Data Byte Low Data Byte High A 1 Copyright E 2005, TAOS Inc ...
Page 12
... DATA0HIGH Eh DATA1LOW Fh DATA1HIGH The mechanics of accessing a specific register depends on the specific SMB protocol used. Refer to the section on SMBus protocols. In general, the COMMAND register is written first to specify the specific control/status register for following read/write operations. Copyright E 2005, TAOS Inc Byte Count = N 8 Data Byte 2 ...
Page 13
... The LUMENOLOGY r Company Table 3. Command Register WORD BLOCK DESCRIPTION Table 4. Control Register Resv Resv Resv Resv DESCRIPTION r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 COMMAND ADDRESS CONTROL POWER Copyright E 2005, TAOS Inc ...
Page 14
... Registers THRESHHIGHLOW and THRESHHIGHHIGH provide the low and high bytes, respectively, of the upper interrupt threshold. The high and low bytes from each set of registers are combined to form a 16-bit threshold value. The interrupt threshold registers default to 00h on power up. Copyright E 2005, TAOS Inc. 14 Table 5. Timing Register ...
Page 15
... ADC channel 0 upper byte of the low threshold 4h 7:0 ADC channel 0 lower byte of the high threshold 5h 7:0 ADC channel 0 upper byte of the high threshold Table 8. Interrupt Control Register INTR DESCRIPTION r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 DESCRIPTION INTERRUPT PERSIST Copyright E 2005, TAOS Inc ...
Page 16
... BITS PARTNO 7:4 Part Number Identification: field value 0000 = TSL2560, field value 0001 = TSL2561 REVNO 3:0 Revision number identification Copyright E 2005, TAOS Inc. 16 Table 9. Interrupt Control Select READ VALUE Interrupt output disabled Level Interrupt SMBAlert compliant Test Mode: Sets interrupt and functions as mode 10 Table 10 ...
Page 17
... The LUMENOLOGY r Company Table 12. ADC Channel Data Registers BITS Ch 7:0 ADC channel 0 lower byte Dh 7:0 ADC channel 0 upper byte Eh 7:0 ADC channel 1 lower byte Fh 7:0 ADC channel 1 upper byte r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 DESCRIPTION Copyright E 2005, TAOS Inc ...
Page 18
... Channel0 = 256 * DataHigh + DataLow Command = 0x8E ReadByte (Address, Command, DataLow) Command = 0x8F ReadByte (Address, Command, DataHigh) Channel1 = 256 * DataHigh + DataLow Copyright E 2005, TAOS Inc. 18 //Slave addr – also 0x29 or 0x49 //Set Command bit and Word bit //Set bit fields 7 and 5 //Shift DataHigh to upper byte //Slave addr − ...
Page 19
... Data = 0x0B WriteByte(Address, Command, Data) //Integrate for 50ms Sleep (50) //Stop integrating Data = 0x03 WriteByte(Address, Command, Data) //Read data registers (see Basic Operation example) The LUMENOLOGY r Company LIGHT-TO-DIGITAL CONVERTER //Wait for 50ms r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 Copyright E 2005, TAOS Inc ...
Page 20
... The following example illustrates the configuration of a level interrupt: // Set up end−of−conversion interrupt, Level style Address = 0x39 Command = 0x86 Data = 0x10 WriteByte(Address, Command, Data) Copyright E 2005, TAOS Inc. 20 //Slave addr also 0x29 or 0x49 //Address Interrupt Register //Level style, every ADC cycle r www ...
Page 21
... Word Bit //Addr upper threshold reg, set Word bit //Address interrupt register //SMBAlert style, PERSIST = 3 //Slave addr also 0x29 or 0x49 //Address Interrupt register //Test interrupt r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 Copyright E 2005, TAOS Inc ...
Page 22
... This sequence scales first to mitigate rounding errors induced by decimal math. extern unsigned int CalculateLux(unsigned int iGain, unsigned int tInt, unsigned int ch0, unsigned int ch1, int iType) Copyright E 2005, TAOS Inc. 22 Lux = 0.0315 CH0 − 0.0593 CH0 ((CH1/CH0) Lux = 0.0229 CH0 − 0.0291 CH1 Lux = 0.0157 CH0 − ...
Page 23
... K1T 0x0040 // 0.125 * 2^RATIO_SCALE #define B1T 0x01f2 // 0.0304 * 2^LUX_SCALE #define M1T 0x01be // 0.0272 * 2^LUX_SCALE #define K2T 0x0080 // 0.250 * 2^RATIO_SCALE The LUMENOLOGY r Company LIGHT-TO-DIGITAL CONVERTER // scale channel values by 2^10 r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 Copyright E 2005, TAOS Inc ...
Page 24
... K2C 0x0085 // 0.260 * 2^RATIO_SCALE #define B2C 0x0228 // 0.0337 * 2^LUX_SCALE #define M2C 0x02c1 // 0.0430 * 2^LUX_SCALE #define K3C 0x00c8 // 0.390 * 2^RATIO_SCALE #define B3C 0x0253 // 0.0363 * 2^LUX_SCALE #define M3C 0x0363 // 0.0529 * 2^LUX_SCALE Copyright E 2005, TAOS Inc www.taosinc.com The LUMENOLOGY r Company r ...
Page 25
... CHSCALE_TINT0; break; case 1: // 101 msec chScale = CHSCALE_TINT1; break; default: // assume no scaling chScale = (1 << CH_SCALE); The LUMENOLOGY r Company LIGHT-TO-DIGITAL CONVERTER r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 Copyright E 2005, TAOS Inc ...
Page 26
... K2C) {b=B2C; m=M2C;} else if (ratio <= K3C) {b=B3C; m=M3C;} else if (ratio <= K4C) {b=B4C; m=M4C;} else if (ratio <= K5C) {b=B5C; m=M5C;} else if (ratio <= K6C) {b=B6C; m=M6C;} else if (ratio <= K7C) {b=B7C; m=M7C;} Copyright E 2005, TAOS Inc scale 1X to 16X r www.taosinc.com The LUMENOLOGY r Company r ...
Page 27
... LUX_SCALE; return(lux); } The LUMENOLOGY r Company LIGHT-TO-DIGITAL CONVERTER r www.taosinc.com TSL2560, TSL2561 TAOS059D − DECEMBER 2005 Copyright E 2005, TAOS Inc ...
Page 28
... Pull-up resistors (Rp) maintain the SDAH and SCLH lines at a high level when the bus is free and ensure the signals are pulled up from a low to a high level within the required rise time. For a complete description of the SMBus maximum and minimum http://www.smbus.org/specs. For a complete description review the I C Specification at http://www.semiconductors.philips.com. Copyright E 2005, TAOS Inc BUS DD TSL2560 TSL2561 ...
Page 29
... NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. Figure 18. Suggested Chipscale Package PCB Layout The LUMENOLOGY r Company 3.80 0.90 0. www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 0.25 0.70 0.70 0.70 0.50 0.50 Copyright E 2005, TAOS Inc ...
Page 30
... C. The top of the photodiode active area is 410 m below the top surface of the package. D. The layer above the photodiode is glass and epoxy with an index of refraction of 1.53. E. This drawing is subject to change without notice. Figure 19. Package CS — Six-Lead Chipscale Packaging Configuration Copyright E 2005, TAOS Inc. 30 MECHANICAL DATA 6 ...
Page 31
... MECHANICAL DATA TOP VIEW 0.31 PIN 1 R 0.20 6 Pls Photo-Active Area 0.88 0.50 0.60 TYP 0.30 TYP 0.20 mm unless otherwise noted. r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 Six-Lead Surface Mount Device PIN 4 Pb Lead Free Copyright E 2005, TAOS Inc ...
Page 32
... B. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly. C. Symbols on drawing Each reel is 178 millimeters in diameter and contains 3500 parts. E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481−B. F. This drawing is subject to change without notice. Figure 21. TSL2560/TSL2561 Chipscale Carrier Tape Copyright E 2005, TAOS Inc. 32 MECHANICAL DATA 2 ...
Page 33
... B. The dimensions on this drawing are for illustrative purposes only. Dimensions of an actual carrier may vary slightly. C. Symbols on drawing Each reel is 178 millimeters in diameter and contains 1000 parts. E. TAOS packaging tape and reel conform to the requirements of EIA Standard 481−B. F. This drawing is subject to change without notice. Figure 22. TSL2560/TSL2561 TMB Carrier Tape The LUMENOLOGY r Company MECHANICAL DATA 2 ...
Page 34
... Average temperature gradient in preheating Soak time Time above 217 C Time above 230 C Time above T −10 C peak Peak temperature in reflow Temperature gradient in cooling T peak Time (sec) Figure 23. TSL2560/TSL2561 Solder Reflow Profile Graph Copyright E 2005, TAOS Inc. 34 MANUFACTURING INFORMATION REFERENCE t soak peak t soak r www.taosinc.com TSL2560/61 2 ...
Page 35
... SIEMENS 912 — Vacuum Pickup Tool Nozzle D VITRONICS 820 — Oven D PHOENIX — Inspector X-Ray system Qualified Materials D Microbond solder paste, part number NC421 The LUMENOLOGY r Company MANUFACTURING INFORMATION r www.taosinc.com TSL2560, TSL2561 LIGHT-TO-DIGITAL CONVERTER TAOS059D − DECEMBER 2005 Copyright E 2005, TAOS Inc ...
Page 36
... TAOS further makes no claim as to the suitability of its products for any particular purpose, nor does TAOS assume any liability arising out of the use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages ...