WM9712LGEFL/V Wolfson Microelectronics, WM9712LGEFL/V Datasheet - Page 59

no-image

WM9712LGEFL/V

Manufacturer Part Number
WM9712LGEFL/V
Description
Multimedia Misc Stereo AC'97 CODEC T/P Interface
Manufacturer
Wolfson Microelectronics
Type
Audio and Touchpanel Codecr
Datasheet

Specifications of WM9712LGEFL/V

Maximum Operating Temperature
+ 85 C
Minimum Operating Temperature
- 25 C
Mounting Style
SMD/SMT
Package / Case
QFN
Audio Codec Type
Stereo
No. Of Adcs
3
No. Of Dacs
3
No. Of Input Channels
8
No. Of Output Channels
4
Adc / Dac Resolution
12bit
Adcs / Dacs Signal To Noise Ratio
94dB
Sampling Rate
48kHz
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
WM9712LGEFL/V
Manufacturer:
VISHAY
Quantity:
1 000
Production Data
w
INTERFACE TIMING
Test Characteristics:
DBVDD = 3.3V, DCVDD = 3.3V, DGND1 = DGND2 = 0V, T
CLOCK SPECIFICATIONS
Figure 17 Clock Specifications (50pF External Load)
DATA SETUP AND HOLD
Figure 18 Data Setup and Hold (50pF External Load)
Note:
Setup and hold times for SDATAIN are with respect to the AC’97 controller, not the WM9712L.
Note:
1. Worst case duty cycle restricted to 45/55
BITCLK frequency
BITCLK period
BITCLK output jitter
BITCLK high pulse width (Note 1)
BITCLK low pulse width (Note 1)
SYNC frequency
SYNC period
SYNC high pulse width
SYNC low pulse width
Setup to falling edge of BITCLK
Hold from falling edge of BITCLK
Output valid delay from rising edge of
BITCLK
BITCLK
SYNC
PARAMETER
PARAMETER
t
SYNC_HIGH
A
t
CLK_PERIOD
t
= -25°C to +85°C, unless otherwise stated.
CLK_HIGH
t
t
SYNC_PERIOD
t
t
SYMBOL
CLK_PERIOD
SYMBOL
t
SYNC_HIGH
t
SYNC_LOW
CLK_HIGH
CLK_LOW
t
t
SYNC_PERIOD
t
SETUP
HOLD
t
CO
t
CLK_LOW
t
SYNC_LOW
MIN
MIN
36
36
10
10
12.288
81.4
40.7
40.7
20.8
19.5
TYP
TYP
1.3
48
PD Rev 4.5 August 2006
MAX
MAX
750
WM9712L
45
45
15
UNIT
UNIT
MHz
kHz
ns
ps
ns
ns
µs
µs
µs
ns
ns
ns
59

Related parts for WM9712LGEFL/V