LFE2-12E-5TN144C Lattice, LFE2-12E-5TN144C Datasheet - Page 128

• Manufacturer Part Number: LFE2-12E-5TN144C
• Description: FPGA - Field Programmable Gate Array 12K LUTs 93 I/O DSP 1.2V -5 Spd
• Manufacturer: Lattice

Specifications of LFE2-12E-5TN144C

• Number Of Macrocells: 12000
• Number Of Programmable I/os: 93
• Data Ram Size: 226304
• Supply Voltage (max): 1.26 V
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Package / Case: TQFP-144
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Lattice Semiconductor
LFE2-6E/SE and LFE2-12E/SE Logic Signal Connections: 144 TQFP (Cont.)
* Supports true LVDS. Other differential signals must be emulated with external resistors.
** These dedicated input pins can be used for GPLLs or GDLLs within the respective quadrant.
Note: VCCIO and GND pads are used to determine the average DC current drawn by I/Os between GND/VCCIO connections, or between the
last GND/VCCIO in an I/O bank and the end of an I/O bank. The substrate pads listed in the Pin Table do not necessarily have a one-to-one
connection with a package ball or pin.
Number
Pin
136
137
138
139
140
141
142
143
144
Function
Pin/Pad
VCCAUX
VCCIO0
PT6B
PT6A
PT4B
PT4A
PT2B
PT2A
GND
Bank
LFE2-6E/SE
0
0
0
0
0
0
0
-
-
Dual Function
VREF2_0
VREF1_0
Differential
4-25
C
C
C
T
T
T
Function
Pin/Pad
VCCAUX
VCCIO0
PT16B
PT16A
PT6B
PT6A
PT2B
PT2A
GND
LatticeECP2/M Family Data Sheet
Bank
0
0
0
0
0
0
0
-
-
LFE2-12E/12SE
Function
VREF2_0
VREF1_0
Dual
Pinout Information
Differential
C
C
C
T
T
T