LFXP15C-3FN256C Lattice, LFXP15C-3FN256C Datasheet - Page 193
LFXP15C-3FN256C
Manufacturer Part Number
LFXP15C-3FN256C
Description
FPGA - Field Programmable Gate Array 15.4K LUTS 188 I/O
Manufacturer
Lattice
Specifications of LFXP15C-3FN256C
Number Of Programmable I/os
188
Data Ram Size
331776
Supply Voltage (max)
3.465 V
Maximum Operating Temperature
+ 90 C
Minimum Operating Temperature
0 C
Mounting Style
SMD/SMT
Supply Voltage (min)
1.71 V
Package / Case
FPBGA-256
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFXP15C-3FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 193 of 397
- Download datasheet (10Mb)
Lattice Semiconductor
First In First Out (FIFO, FIFO_DC) – EBR Based
The EBR blocks in the LatticeECP/EC and LatticeXP devices can be configured as First In First Out Memories –
FIFO and FIFO_DC. FIFO has a common clock for both read and write ports and FIFO_DC (or Dual Clock FIFO)
has separate clocks for these ports. IPexpress allows users to generate the Verilog-HDL or VHDL along with an
EDIF netlist for the memory size as per design requirement.
IPexpress generates the FIFO and FIFO_DC memory module as shown in Figures 9-31 and 9-32.
Figure 9-31. FIFO Module Generated by IPexpress
Figure 9-32. FIFO_DC Module Generated by IPexpress
LatticeECP/EC and LatticeXP devices do not have a built in FIFO. These devices have an emulated FIFO and
FIFO_DC. These are emulated by creating a wrapper around the existing RAMs (like RAM_DP). This wrapper also
includes address pointer generation and FIFO flag generation logic which will be implemented external to the EBR
block. Therefore, in addition to the regular EBR usage, there is extra logic for the address pointer generation and
FIFO flag generation.
A clock is always required as only synchronous write is supported. The various ports and their definitions for the
FIFO and FIFO_DC are included in Table 11.
RdClock
WrClock
Reset
Clock
WrEn
RdEn
Data
Reset
WrEn
RdEn
Data
EBR based First-In First-Out
EBR based First-In First-Out
Memory
Memory
FIFO
FIFO
9-28
LatticeECP/EC and LatticeXP Devices
Q
Full
Almost Full
Empty
Almost Empty
Q
Full
Almost Full
Empty
Almost Empty
Memory Usage Guide
Related parts for LFXP15C-3FN256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.8/2.5/3 .3V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.8/2.5/3 .3V -3 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.8/2.5/3 .3V -5 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 1.8/2.5/3 .3V -4 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 8/2.5/3.3V -3 Spd
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 15.4K LUTs 268 IO 1. 8/2.5/3.3V -3 Spd I
Manufacturer:
Lattice
Part Number:
Description:
FPGA LatticeXP Family 15000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP Family 15000 Cells 320MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 388-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
FPGA LatticeXP Family 15000 Cells 360MHz 130nm (CMOS) Technology 1.8V/2.5V/3.3V 256-Pin FBGA Tray
Manufacturer:
LATTICE SEMICONDUCTOR
Datasheet:
Part Number:
Description:
IC FPGA 15.5KLUTS 300I/O 484-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.5KLUTS 188I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.5KLUTS 268I/O 388-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 15.5KLUTS 300I/O 484-BGA
Manufacturer:
Lattice
Datasheet: