ISL9305IRTAANLZ-T Intersil, ISL9305IRTAANLZ-T Datasheet - Page 12
![no-image](/images/manufacturer_photos/0/3/341/intersil_sml.jpg)
ISL9305IRTAANLZ-T
Manufacturer Part Number
ISL9305IRTAANLZ-T
Description
IC PMIC 800MA 3MHZ 16TQFN
Manufacturer
Intersil
Datasheet
1.ISL9305IRTAANLZ-T.pdf
(17 pages)
Specifications of ISL9305IRTAANLZ-T
Topology
Step-Down (Buck) (2), Linear (LDO) (2)
Function
Any Function
Number Of Outputs
4
Frequency - Switching
3MHz
Voltage/current - Output 1
0.8 V ~ 5.5 V, 800mA
Voltage/current - Output 2
0.8 V ~ 5.5 V, 800mA
Voltage/current - Output 3
0.9 V ~ 3.3 V, 350mA
W/led Driver
No
W/supervisor
No
W/sequencer
No
Voltage - Supply
1.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
*
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
DCD1 AND DCD2 CONTROL REGISTER
DCD_PARAMETER, address 0x04h
BIT
B7
B6
B5
B4
B3
B2
B1
B0
LDOOUT
<7:0>
DCD2_ULTRA
DCD1_ULTRA
DCD2_MODE
DCD1_MODE
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
DCD_PHASE
DCD2_BLD
DCD1_BLD
NAME
-
TABLE 6. DCD_PARAMETER REGISTER
LDO OUTPUT
VOLTAGE (V)
ACCESS
0.90
0.95
1.00
1.05
1.10
1.15
1.20
1.25
1.30
1.35
1.40
1.45
1.50
1.55
1.60
1.65
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
12
RESET
0
0
0
0
1
1
1
1
LDOOUT
DCD1 and DCD2 PWM switch
selection. 0-in phase; 1 to
180° out-of-phase.
Ultrasonic feature under PFM
mode for DCD2. 0-disabled;
1-enabled.
Ultrasonic feature under PFM
mode for DCD1. 0-disabled;
1-enabled.
Selection of DCD2 for active
output voltage discharge
when disabled. 0-disabled; 1-
enabled.
Selection of DCD1 for active
output voltage discharge
when disabled. 0-disabled; 1-
enabled.
Selection on DCD2 of auto
PFM/PWM mode (= 1) or
forced PW mode (= 0).
Selection on DCD1 of auto
PFM/PWM mode (= 1) or
forced PW mode (= 0).
<7:0>
1A
1B
1D
10
11
12
13
14
15
16
17
18
19
1C
1E
1F
DESCRIPTION
TABLE 5. LDOX OUTPUT VOLTAGE SETTINGS
Reserved
LDO OUTPUT
VOLTAGE (V)
1.70
1.75
1.80
1.85
1.90
1.95
2.00
2.05
2.10
2.15
2.20
2.25
2.30
2.35
2.40
2.45
ISL9305
SYSTEM CONTROL REGISTER
SYS_PARAMETER, address 0x05h
BIT
B7
B6
B5
B4
B3
B2
B1
B0
LDOOUT
<7:0>
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F
DCDPOR_1
DCDPOR_0
LDO2_EN
LDO1_EN
DCD2_EN
DCD1_EN
I
NAME
2
C_EN
-
TABLE 7. SYS_PARAMETER REGISTER
LDO OUTPUT
VOLTAGE (V)
2.50
2.55
2.60
2.65
2.70
2.75
2.80
2.85
2.90
2.95
3.00
3.05
3.10
3.15
3.20
3.25
ACCESS
R/W
R/W
R/W
R/W
R/W
R/W
R/W
-
RESET
0
0
1
0
1
1
1
1
LDOOUT
<7:0>
Reserved
I
0-disabled; 1-enabled
DCDPOR Delay Time Setting,
DCDPOR[1:0]:
00 to 1ms
01 to 50ms
10 to 150ms
11 to 200m
LDO2 enable selection.
0-disable, 1-enable.
LDO1 enable selection.
0-disable, 1-enable
DCD2 enable selection.
0-disable, 1-enable.
DCD2 enable selection.
0-disable, 1-enable
30
31
32
33
34
35
36
2
C function enable.
DESCRIPTION
November 8, 2010
LDO OUTPUT
VOLTAGE (V)
3.30
3.35
3.40
3.45
3.50
3.55
3.60
FN7605.0