ISL9305IRTBFNCZ-T Intersil, ISL9305IRTBFNCZ-T Datasheet
ISL9305IRTBFNCZ-T
Specifications of ISL9305IRTBFNCZ-T
Related parts for ISL9305IRTBFNCZ-T
ISL9305IRTBFNCZ-T Summary of contents
Page 1
... FIGURE 1. TYPICAL APPLICATION DIAGRAM CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 Intersil (and design trademark owned by Intersil Corporation or one of its subsidiaries. All other trademarks mentioned are the property of their respective owners. C-bus Series Interface Transfers the Control Data ...
Page 2
PARTS DESCRIPTION MANUFACTURER L1, L2 Inductor Sumida C1 Input capacitor Murata C2, C3 Input capacitor Murata C4, C5 Output capacitor Murata C6, C7 Output capacitor Murata R1, R2, Resistor Various R3, R4 NOTE and C5 are 10µF/6.3V for ...
Page 3
Pin Configuration Pin Descriptions PIN NUMBER (TQFN) NAME 1 VINDCD1 Input voltage for buck converter DCD1 and it also serves as the power supply pin for the whole internal digital/ analog circuits. 2 FB1 Feedback pin for DCD1, connect external ...
Page 4
... Ordering Information PART NUMBER (Notes PART MARKING ISL9305IRTAANLZ-T 9305I AANLZ ISL9305IRTBCNLZ-T 9305I BCNLZ ISL9305IRTBFNCZ-T 9305I BFNCZ ISL9305IRTWBNLZ-T 9305I WBNLZ ISL9305IRTWCLBZ-T 9305I WCLBZ ISL9305IRTWCNLZ-T 9305I WCNLZ ISL9305IRTWCNYZ-T 9305I WCNYZ ISL9305IRTWLNCZ-T 9305I WLNCZ ISL9305IRTZEVAL1Z Evaluation Board NOTES: 1. Please refer to TB347 for details on reel specifications. ...
Page 5
... Maximum Junction Temperature Range . . . . . . . . . . . . . .-40°C to +150°C Recommended Junction Temperature Range . . . . . . . . .-40°C to +125°C Storage Temperature Range .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp Recommended Operating Conditions VINDCD1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.3V to 5.5V VINDCD2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.3V to VINDCD1 VINLDO1 and VINLDO2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5V to VINDCD1 DCD1 and DCD2 Output Current ...
Page 6
Electrical Specifications Unless otherwise noted, all parameter limits are guaranteed over the recommended operating conditions and the typical specifications are measured at the following conditions: T VINLDOx = VOLDOx + 0.5V to 5.5V with VINLDOx always no higher than VINDCD1, ...
Page 7
Theory of Operation DCD1 and DCD2 Introduction Both the DCD1 and DCD2 converters on ISL9305 use the peak-current-mode pulse-width modulation (PWM) control scheme for fast transient response and pulse-by-pulse current limiting. Both converters are able to supply up to 800mA ...
Page 8
Soft-Start The soft-start reduces the in-rush current during the start-up stage. The soft-start block limits the current rising speed so that the output voltage rises in a controlled fashion. Overcurrent Protection The overcurrent protection for DCD1 and DCD2 is provided ...
Page 9
FIGURE 4. EXPOSED THERMAL PAD Compatible Interface 2 The ISL9305 offers compatible interface, using two pins: SCLK for the serial clock and SDAT for serial data respectively. 2 According to the I C specifications, ...
Page 10
S SLAVE ADDRESS 1 A R/W A – ACKNOWLEDGE SYSTEM HOST N – NOT ACKNOWLEDGE S – START ISL9305 P – STOP Control Registers All the registers are reset at initial start-up. DCD OUTPUT VOLTAGE CONTROL REGISTER ...
Page 11
DCD OUTPUT DCDOUT VOLTAGE DCDOUT <7:0> (V) <7:0> 00 0.825 01 0.850 02 0.875 03 0.900 04 0.925 05 0.950 06 0.975 07 1.000 08 1.025 09 1.050 0A 1.075 0B 1.100 0C 1.125 0D 1.150 0E 1.175 0F 1.200 ...
Page 12
LDOOUT LDO OUTPUT LDOOUT <7:0> VOLTAGE (V) 00 0.90 01 0.95 02 1.00 03 1.05 04 1.10 05 1.15 06 1.20 07 1.25 08 1.30 09 1.35 0A 1.40 0B 1.45 0C 1.50 0D 1.55 0E 1.60 0F 1.65 DCD1 ...
Page 13
DCD OUTPUT VOLTAGE SLEW RATE CONTROL REGISTER DCD_SRCTL, address 0x06h TABLE 8. BIT NAME ACCESS RESET B7 DCD2SR_2 R/W 0 DCD2 Slew Rate Setting, DCD2SR[2:0]: B6 DCD2SR_1 R/W 0 000 to 0.225mV/µs 001 to 0.45mV/µs B5 DCD2SR_0 R/W 1 010 ...
Page 14
Typical Operating Conditions VODCD1 (100mV/DIV VODCD2 (10mV/DIV) IOUT_VODCD1 (500mA/DIV FIGURE 11. DCD OUTPUT TRANSIENT RESPONSE (V STEP: 80mA to 800mA) VODCD2 (1V/DIV) VOLDO2 (2V/DIV) FIGURE 13. START-UP SEQUENCY (V 1.83 1.82 1.81 1. 5. ...
Page 15
OUTPUT CURRENT (mA) FIGURE 17. EFFICIENCY vs OUTPUT CURRENT (V PWM MODE PSRR 30 ...
Page 16
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. ...
Page 17
Package Outline Drawing L16.4x4G 16 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 0, 4/10 4.00 6 PIN 1 INDEX AREA (4X) 0.15 TOP VIEW ( TYP ) ( TYPICAL RECOMMENDED LAND PATTERN ...