ISL97656IRTZEVALZ Intersil, ISL97656IRTZEVALZ Datasheet
ISL97656IRTZEVALZ
Specifications of ISL97656IRTZEVALZ
Available stocks
Related parts for ISL97656IRTZEVALZ
ISL97656IRTZEVALZ Summary of contents
Page 1
... Ld TDFN 656Z 10 Ld TDFN 656Z 10 Ld TDFN | Intersil (and design registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2007-2010. All Rights Reserved All other trademarks mentioned are the property of their respective owners. PKG. DWG. # L10.3x3B L10.3x3B L10.3x3B ...
Page 2
... ISL97656 Thermal Information = +25°C) Thermal Resistance (Typical 3x3 TDFN Package (Notes 1, 2) Operating Ambient Temperature . . . . . . . . . . . . . . . .-40°C to +85°C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +135°C Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . .-65°C to +150°C Pb-free reflow profile . . . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp = 12V 0mA, FREQ = GND, T OUT ...
Page 3
Block Diagram REFERENCE IN GENERATOR Pin Descriptions PIN NUMBER PIN NAME 1 COMP Compensation pin. Output of the internal error amplifier. Capacitor and resistor from COMP pin to ground Voltage feedback pin. Internal reference is 1.24V nominal. Connect ...
Page 4
Typical Performance Curves 3.0V 0.4 0.6 0.8 1.0 I OUT (A) FIGURE 1. 5V BOOST EFFICIENCY 12V 0.8 f ...
Page 5
Typical Performance Curves Applications Information The ISL97656 is a high frequency, high efficiency boost regulator operated at constant frequency PWM mode. The boost converter stores energy from an input voltage source and deliver higher output voltage. The ...
Page 6
ISL97656 I Δ ΔT 2 ΔV FIGURE 10. BOOST CONVERTER - CYCLE 2, POWER SWITCH OPEN Output Voltage An external feedback resistor divider is required to divide the output voltage down to ...
Page 7
... Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use ...
Page 8
Package Outline Drawing L10.3x3B 10 LEAD THIN DUAL FLAT PACKAGE (TDFN) WITH E-PAD Rev 2, 03/10 3.00 6 PIN 1 INDEX AREA TOP VIEW PACKAGE OUTLINE (10x0.40) (10X0.25) (8x 0.50) 1.64 TYPICAL RECOMMENDED LAND PATTERN 8 ISL97656 ...