CS42528-CQ Cirrus Logic Inc, CS42528-CQ Datasheet - Page 3
![IC, AUDIO CODEC, 24BIT, 192KHZ, LQFP-64](/photos/19/0/190013/4243363_sml.jpg)
CS42528-CQ
Manufacturer Part Number
CS42528-CQ
Description
IC, AUDIO CODEC, 24BIT, 192KHZ, LQFP-64
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS42528-CQZ.pdf
(91 pages)
Specifications of CS42528-CQ
Audio Codec Type
Stereo
No. Of Adcs
2
No. Of Dacs
8
No. Of Input Channels
2
No. Of Output Channels
8
Adc / Dac Resolution
24bit
Adcs / Dacs Signal To Noise Ratio
114dB
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS42528-CQ
Manufacturer:
CIRRUS
Quantity:
20 000
Company:
Part Number:
CS42528-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
135
Company:
Part Number:
CS42528-CQZ
Manufacturer:
CRYSTAL
Quantity:
850
Company:
Part Number:
CS42528-CQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42528-CQZ
Manufacturer:
CRIIUS
Quantity:
20 000
Company:
Part Number:
CS42528-CQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS42528-CQZR
Manufacturer:
CIRRUS
Quantity:
20 000
DS586F1
6. REGISTER DESCRIPTION .................................................................................................................. 46
7. PARAMETER DEFINITIONS ................................................................................................................ 72
8. APPENDIX A: EXTERNAL FILTERS ................................................................................................... 73
9. APPENDIX B: S/PDIF RECEIVER ....................................................................................................... 74
10. APPENDIX C: PLL FILTER ................................................................................................................ 77
6.1 Memory Address Pointer (MAP) ..................................................................................................... 46
6.2 Chip I.D. and Revision Register (address 01h) (Read Only) .......................................................... 46
6.3 Power Control (address 02h) .......................................................................................................... 47
6.4 Functional Mode (address 03h) ...................................................................................................... 48
6.5 Interface Formats (address 04h) .................................................................................................... 50
6.6 Misc Control (address 05h) ............................................................................................................ 51
6.7 Clock Control (address 06h) ........................................................................................................... 53
6.8 OMCK/PLL_CLK Ratio (address 07h) (Read Only) ....................................................................... 54
6.9 RVCR Status (address 08h) (Read Only) ....................................................................................... 54
6.10 Burst Preamble PC and PD Bytes (addresses 09h - 0Ch)(Read Only) ........................................ 56
6.11 Volume Transition Control (address 0Dh) .................................................................................... 56
6.12 Channel Mute (address 0Eh) ........................................................................................................ 58
6.13 Volume Control (addresses 0Fh, 10h, 11h, 12h, 13h, 14h, 15h, 16h)
6.14 Channel Invert (address 17h) ....................................................................................................... 59
6.15 Mixing Control Pair 1 (Channels A1 & B1)(address 18h)
6.16 ADC Left Channel Gain (address 1Ch) ........................................................................................ 61
6.17 ADC Right Channel Gain (address 1Dh) ...................................................................................... 61
6.18 Receiver Mode Control (address 1Eh) ......................................................................................... 61
6.19 Receiver Mode Control 2 (address 1Fh) ...................................................................................... 63
6.20 Interrupt Status (address 20h) (Read Only) ................................................................................. 63
6.21 Interrupt Mask (address 21h) ....................................................................................................... 64
6.22 Interrupt Mode MSB (address 22h)
6.23 Channel Status Data Buffer Control (address 24h) ...................................................................... 65
6.24 Receiver Channel Status (address 25h) (Read Only) .................................................................. 66
6.25 Receiver Errors (address 26h) (Read Only) ................................................................................. 67
6.26 Receiver Errors Mask (address 27h) ............................................................................................ 68
6.27 Mutec Pin Control (address 28h) .................................................................................................. 69
6.28 RXP/General-Purpose Pin Control (addresses 29h to 2Fh) ......................................................... 69
6.29 Q-Channel Subcode Bytes 0 to 9 (addresses 30h to 39h) (Read Only) ....................................... 71
6.30 C-Bit or U-Bit Data Buffer (addresses 3Ah to 51h) (Read Only) .................................................. 71
8.1 ADC Input Filter .............................................................................................................................. 73
8.2 DAC Output Filter ........................................................................................................................... 73
9.1 Error Reporting and Hold Function ................................................................................................. 74
9.2 Channel Status Data Handling ....................................................................................................... 74
9.3 User (U) Data E Buffer Access ....................................................................................................... 76
10.1 External Filter Components .......................................................................................................... 77
9.2.1 Channel Status Data E Buffer Access ................................................................................... 75
9.2.2 Serial Copy Management System (SCMS) ........................................................................... 76
9.3.1 Non-Audio Auto-Detection ..................................................................................................... 76
10.1.1 General ................................................................................................................................ 77
10.1.2 Jitter Attenuation ................................................................................................................. 79
10.1.3 Capacitor Selection ............................................................................................................. 80
Mixing Control Pair 2 (Channels A2 & B2)(address 19h)
Mixing Control Pair 3 (Channels A3 & B3)(address 1Ah)
Mixing Control Pair 4 (Channels A4 & B4)(address 1Bh) ............................................................ 59
Interrupt Mode LSB (address 23h) ............................................................................................... 65
9.2.1.1 One-Byte Mode .......................................................................................................... 75
9.2.1.2 Two-Byte Mode .......................................................................................................... 75
9.3.1.1 Format Detection ....................................................................................................... 76
...................................... 58
CS42528
3