ADC12130CIWM National Semiconductor, ADC12130CIWM Datasheet - Page 31

no-image

ADC12130CIWM

Manufacturer Part Number
ADC12130CIWM
Description
IC, ADC, 12BIT, 114KSPS, SOIC-16
Manufacturer
National Semiconductor
Datasheet

Specifications of ADC12130CIWM

Resolution (bits)
12bit
Sampling Rate
114kSPS
Input Channel Type
Differential, Single Ended
Data Interface
Serial, SPI
Supply Voltage Range - Analog
3V To 5.5V
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADC12130CIWM
Manufacturer:
NS
Quantity:
600
Part Number:
ADC12130CIWM
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADC12130CIWMX/NOPB
Manufacturer:
TEMIC
Quantity:
6 218
For pseudo-differential signed operation, the circuit of shows
a signal AC coupled to the ADC. This gives a digital output
range of −4096 to +4095. With a 2.5V reference, 1 LSB is
equal to 610 μV. Although the ADC is not production tested
with a 2.5V reference, when V
error typically will not change more than 0.1 LSB (see the
curves in the Typical Electrical Characteristics Section). With
the ADC set to an acquisition time of 10 clock periods, the
An alternative method for biasing pseudo-differential opera-
tion is to use the +2.5V from the LM4040 to bias any amplifier
circuits driving the ADC as shown in Figure 13. The value of
the resistor pull-up biasing the LM4040-2.5 will depend upon
the current required by the op amp biasing circuitry.
In the circuit of Figure 13, some voltage range is lost since the
amplifier will not be able to swing to +5V and GND with a
single +5V supply. Using an adjustable version of the LM4041
FIGURE 12. Pseudo-Differential Biasing with the Signal Source AC Coupled Directly into the ADC
A
+
and V
D
+
are +5.0V, linearity
FIGURE 11. Single-Ended Biasing
31
input biasing resistor needs to be 600Ω or less. Notice though
that the input coupling capacitor needs to be made fairly large
to bring down the high pass corner. Increasing the acquisition
time to 34 clock periods (with a 5 MHz CCLK frequency) would
allow the 600Ω to increase to 6k, which would set the high
pass corner at 26 Hz. Increasing R, to 6k would allow R
be 2k with a 1 μF coupling capacitor.
to set the full scale voltage at exactly 2.048V and a lower
grade LM4040D-2.5 to bias up everything to 2.5V as shown
in Figure 14 will allow the use of all the ADC's digital output
range of −4096 to +4095 while leaving plenty of head room
for the amplifier.
Fully differential operation is shown in Figure 15. One LSB for
this case is equal to (4.1V/4096) = 1 mV.
1207939
1207938
www.national.com
2
to

Related parts for ADC12130CIWM