EPF8282ALC84-4N Altera, EPF8282ALC84-4N Datasheet - Page 13
![IC, PLD, 208 MACROCELL, 60MHZ, PLCC-84](/photos/19/4/190431/4243405_sml.jpg)
EPF8282ALC84-4N
Manufacturer Part Number
EPF8282ALC84-4N
Description
IC, PLD, 208 MACROCELL, 60MHZ, PLCC-84
Manufacturer
Altera
Series
FLEX 8Kr
Datasheet
1.EPF8282ATC100-3.pdf
(62 pages)
Specifications of EPF8282ALC84-4N
No. Of Macrocells
208
No. Of I/o's
64
Global Clock Setup Time
1.2ns
Frequency
60MHz
Supply Voltage Range
3V To 3.6V
Operating Temperature Range
0°C To +70°C
Family Name
FLEX 8000
Number Of Usable Gates
2500
Number Of Logic Blocks/elements
208
# Registers
282
# I/os (max)
78
Frequency (max)
125MHz
Process Technology
CMOS
Operating Supply Voltage (typ)
5V
Logic Cells
208
Device System Gates
2500
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
84
Package Type
PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EPF8282ALC84-4N
Manufacturer:
ALTERA
Quantity:
200
Company:
Part Number:
EPF8282ALC84-4N
Manufacturer:
ALTERA
Quantity:
200
Company:
Part Number:
EPF8282ALC84-4N
Manufacturer:
TOKOINC
Quantity:
22 000
Part Number:
EPF8282ALC84-4N
Manufacturer:
ALTERA
Quantity:
20 000
Altera Corporation
Internal Tri-State Emulation
Internal tri-state emulation provides internal tri-stating without the
limitations of a physical tri-state bus. In a physical tri-state bus, the
tri-state buffers’ output enable signals select the signal that drives the bus.
However, if multiple output enable signals are active, contending signals
can be driven onto the bus. Conversely, if no output enable signals are
active, the bus will float. Internal tri-state emulation resolves contending
tri-state buffers to a low value and floating buses to a high value, thereby
eliminating these problems. The MAX+PLUS II software automatically
implements tri-state bus functionality with a multiplexer.
Clear & Preset Logic Control
Logic for the programmable register’s clear and preset functions is
controlled by the DATA3, LABCTRL1, and LABCTRL2 inputs to the LE. The
clear and preset control structure of the LE is used to asynchronously load
signals into a register. The register can be set up so that LABCTRL1
implements an asynchronous load. The data to be loaded is driven to
DATA3; when LABCTRL1 is asserted, DATA3 is loaded into the register.
During compilation, the MAX+PLUS II Compiler automatically selects
the best control signal implementation. Because the clear and preset
functions are active-low, the Compiler automatically assigns a logic high
to an unused clear or preset.
The clear and preset logic is implemented in one of the following six
asynchronous modes, which are chosen during design entry. LPM
functions that use registers will automatically use the correct
asynchronous mode. See
Clear only
Preset only
Clear and preset
Load with clear
Load with preset
Load without clear or preset
FLEX 8000 Programmable Logic Device Family Data Sheet
Figure
7.
13
3