AT91SAM7S32B-AU-001 Atmel, AT91SAM7S32B-AU-001 Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/0/78/atmel_sml.jpg)
AT91SAM7S32B-AU-001
Manufacturer Part Number
AT91SAM7S32B-AU-001
Description
8-Bit Microcontrollers
Manufacturer
Atmel
Datasheet
1.AT91SAM7S16-MU.pdf
(51 pages)
Specifications of AT91SAM7S32B-AU-001
Termination Type
SMD
Interface
I2C, SPI, UART
Embedded Interface Type
I2C, SPI, UART
Supply Voltage Max
3.6V
No. Of Adc Inputs
8
Flash Memory Size
32KB
No. Of I/o Pins
21
Core Size
32 Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
10. Peripherals
10.1
10.2
34
User Interface
Peripheral Identifiers
AT91SAM7S Series Summary
The User Peripherals are mapped in the 256 MBytes of address space between 0xF000 0000
and 0xFFFF EFFF. Each peripheral is allocated 16 Kbytes of address space.
A complete memory map is provided in
The AT91SAM7S Series embeds a wide range of peripherals.
Identifiers of the AT91SAM7S512/256/128/64/321/161.
fiers of the AT91SAM7S32/16. A peripheral identifier is required for the control of the peripheral
interrupt with the Advanced Interrupt Controller and for the control of the peripheral clock with
the Power Management Controller.
Table 10-1.
Note:
Peripheral
ID
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15 - 29
30
31
1. Setting SYSC and ADC bits in the clock set/clear registers of the PMC has no effect. The Sys-
tem Controller is continuously clocked. The ADC clock is automatically started for the first
conversion. In Sleep Mode the ADC clock is automatically stopped after each conversion.
Peripheral Identifiers (AT91SAM7S512/256/128/64/321/161)
Peripheral
Mnemonic
AIC
SYSC
PIOA
Reserved
ADC
SPI
US0
US1
SSC
TWI
PWMC
UDP
TC0
TC1
TC2
Reserved
AIC
AIC
(1)
(1)
Peripheral
Name
Advanced Interrupt Controller
System
Parallel I/O Controller A
Analog-to Digital Converter
Serial Peripheral Interface
USART 0
USART 1
Synchronous Serial Controller
Two-wire Interface
PWM Controller
USB Device Port
Timer/Counter 0
Timer/Counter 1
Timer/Counter 2
Advanced Interrupt Controller
Advanced Interrupt Controller
Figure 8-1 on page
Table 10-2
20.
Table 10-1
defines the Peripheral Identi-
defines the Peripheral
6175IS–ATARM–30-Aug-10
External
Interrupt
FIQ
IRQ0
IRQ1