ADSP-21161NKCAZ100 Analog Devices Inc, ADSP-21161NKCAZ100 Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADSP-21161NKCAZ100
Manufacturer Part Number
ADSP-21161NKCAZ100
Description
IC,DSP,32-BIT,CMOS,BGA,225PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
SHARC®r
Type
Fixed/Floating Pointr
Datasheet
1.ADSP-21161NKCAZ100.pdf
(60 pages)
Specifications of ADSP-21161NKCAZ100
Rohs Compliant
YES
Interface
Host Interface, Link Port, Serial Port
Clock Rate
100MHz
Non-volatile Memory
External
On-chip Ram
128kB
Voltage - I/o
3.30V
Voltage - Core
1.80V
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
225-MBGA, 225-Mini-BGA
Device Core Size
32b
Architecture
Enhanced Harvard
Format
Floating Point
Clock Freq (max)
100MHz
Mips
100
Device Input Clock Speed
100MHz
Ram Size
128KB
Operating Supply Voltage (typ)
1.8/3.3V
Operating Supply Voltage (min)
1.71/3.13V
Operating Supply Voltage (max)
1.89/3.47V
Operating Temp Range
0C to 85C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
225
Package Type
CSPBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
ADSP21161NKCAZ100
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADSP-21161NKCAZ100
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADSP-21161N
PACKAGE INFORMATION
The information presented in
how to read the package brand and relate it to specific product
features.
Table 5. Package Brand Information
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed in
nent damage to the device. These are stress ratings only;
functional operation of the device at these or any other condi-
tions greater than those indicated in the operational sections of
this specification is not implied. Exposure to absolute maximum
rating conditions for extended periods may affect device
reliability.
Table 6. Absolute Maximum Ratings
Brand Key
ADSP-21161N
t
pp
z
vvvvv.x
n.n
#
yyww
Parameter
Internal (Core) Supply Voltage (V
Analog (PLL) Supply Voltage (A
External (I/O) Supply Voltage (V
Input Voltage
Output Voltage Swing
Load Capacitance
Storage Temperature Range
Figure 11. Typical Package Brand
#yyww country_of_origin
S
a
Field Description
Model Number
Temperature Range
Package Type
RoHS Compliance Option
Assembly Lot Code
Silicon Revision
RoHS Compliance Designation
Date Code
ADSP-21161N
vvvvvv.x n.n
Figure 11
tppZ-cc
VDD
DDEXT
DDINT
)
)
Table 6
)
Rating
–0.3 V to +2.2 V
–0.3 V to +2.2 V
–0.3 V to +4.6 V
–0.5 V to V
–0.5 V to V
200 pF
–65 C to +150 C
provides details about
may cause perma-
Rev. B | Page 20 of 60 | November 2009
DDEXT
DDEXT
+ 0.5 V
+ 0.5 V
ESD CAUTION
TIMING SPECIFICATIONS
The ADSP-21161N’s internal clock switches at higher frequen-
cies than the system input clock (CLKIN). To generate the
internal clock, the DSP uses an internal phase-locked loop
(PLL). This PLL-based clocking minimizes the skew between
the system clock (CLKIN) signal and the DSP’s internal clock
(the clock source for the external port logic and I/O pads).
The ADSP-21161N’s internal clock (a multiple of CLKIN) pro-
vides the clock signal for timing internal memory, processor
core, link ports, serial ports, and external port (as required for
read/write strobes in asynchronous access mode). During reset,
program the ratio between the DSP’s internal clock frequency
and external (CLKIN) clock frequency with the CLK_CFG1–0
and CLKDBL pins. Even though the internal clock is the clock
source for the external port, it behaves as described in the Clock
Rate Ratio chart in
frequencies for the serial and link ports, divide down the inter-
nal clock, using the programmable divider control of each port
(DIVx for the serial ports and LxCLKD for the link ports).
Note the following definitions of various clock periods that are a
function of CLKIN and the appropriate ratio control
Figure 12
8:1 with external oscillator or crystal. It also shows support for
CLKOUT-to-CLKIN ratios of 1:1 and 2:1.
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, it is
not meaningful to add parameters to derive longer times.
See
erence levels.
Switching characteristics specify how the processor changes its
signals. Circuitry external to the processor must be designed for
compatibility with these signal characteristics. Switching char-
acteristics describe what the processor will do in a given circum-
stance. Use switching characteristics to ensure that any timing
requirement of a device connected to the processor (such as
memory) is satisfied.
Timing requirements apply to signals that are controlled by cir-
cuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices.
Figure 41 on Page 55
enables Core-to-CLKIN ratios of 2:1, 3:1, 4:1, 6:1, and
ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge
without detection. Although this product features
patented or proprietary protection circuitry, damage
may occur on devices subjected to high energy ESD.
Therefore, proper ESD precautions should be taken to
avoid performance degradation or loss of functionality.
Table 3 on Page
under Test Conditions for voltage ref-
17. To determine switching
(Table
7).