S29AL032D90TFI030 Spansion Inc., S29AL032D90TFI030 Datasheet

no-image

S29AL032D90TFI030

Manufacturer Part Number
S29AL032D90TFI030
Description
Flash Memory IC
Manufacturer
Spansion Inc.
Datasheet

Specifications of S29AL032D90TFI030

Memory Size
32Mbit
Memory Configuration
4M X 8 / 2M X 16
Ic Interface Type
CFI, Parallel
Access Time
90ns
Supply Voltage Range
2.7 To 3.6 V
Memory Case Style
TSOP
No. Of Pins
40
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S29AL032D90TFI030
Manufacturer:
Spansion
Quantity:
293
Part Number:
S29AL032D90TFI030
Manufacturer:
SPANSION
Quantity:
20 000
Part Number:
S29AL032D90TFI030
Quantity:
130
S29AL032D
32 Megabit CMOS 3.0 Volt-only Flash Memory
4 M x 8-Bit Uniform Sector
4 M x 8-Bit/2 M x 16-Bit Boot Sector
Data Sheet
Notice to Readers: This document states the current technical specifications regarding the Spansion
product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume
such that subsequent versions of this document are not expected to change. However, typographical or
specification corrections, or modifications to the valid combinations offered may occur.
Publication Number S29AL032D_00
Revision A
Amendment 9
Issue Date January 19, 2007
S29AL032D Cover Sheet

Related parts for S29AL032D90TFI030

S29AL032D90TFI030 Summary of contents

Page 1

... Data Sheet Notice to Readers: This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur. ...

Page 2

... Spansion Inc. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion Inc. reserves the right to change or discontinue work on this proposed product without notice.” ...

Page 3

S29AL032D 32 Megabit CMOS 3.0 Volt-only Flash Memory 8-Bit Uniform Sector 8-Bit 16-Bit Boot Sector Data Sheet Distinctive Characteristics Architectural Advantages Single power supply operation – Full voltage range: 2.7 to 3.6 ...

Page 4

General Description The S29AL032D is a 32-megabit, 3.0 volt-only flash memory device, organized as 2,097,152 words of 16 bits each or 4,194,304 bytes of 8 bits each. Word mode data appears on DQ0-DQ15; byte mode data appears on DQ0-DQ7. The ...

Page 5

Table of Contents Distinctive Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 6

Erase Suspend/Erase Resume Commands . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 7

Table 12.1 Write Operation Status . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 8

Product Selector Guide Family Part Number Speed Option Voltage Range: V Max access time ACC Max CE# access time Max OE# access time Note See AC Characteristics on ...

Page 9

Connection Diagrams A16 1 A15 2 A14 3 A13 4 A12 5 A11 WE# 9 RESET# 10 ACC 11 RY/BY# 12 A18 ...

Page 10

FBGA Package for Model 00 Only Figure 3.3 Model 00 48-ball FBGA (Top View, Balls Facing Down) A6 A14 A13 WE# RESET# A3 RY/BY# ACC A2 A7 A18 ...

Page 11

FBGA Package for Models 03, 04 Only Figure 3.4 Models 03, 04 48-ball FBGA (Top View, Balls Facing Down A13 A12 WE# RESET RY/BY# WP#/ACC A17 ...

Page 12

Pin Configuration Pin A0–A21 A0-A20 DQ0–DQ7 DQ0-DQ14 DQ15/A-1 BYTE# CE# OE# WE# RESET# WP#/ACC ACC RY/BY Logic Symbols 22 A0–A21 CE# OE# WE# RESET# ACC ...

Page 13

Ordering Information 6.1 S29AL032D Standard Products Spansion standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below. S29AL032D DEVICE NUMBER/DESCRIPTION S29AL032D ...

Page 14

Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations. 7. Device Bus Operations This ...

Page 15

Requirements for Reading Array Data To read array data from the outputs, the system must drive the CE# and OE# pins to V control and selects the device. OE# is the output control and gates array data to the ...

Page 16

Standby Mode When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance ...

Page 17

Sector Addresss Tables Sector SA0 SA1 SA2 SA3 SA4 SA5 SA6 SA7 SA8 SA9 SA10 SA11 SA12 SA13 SA14 SA15 SA16 SA17 SA18 SA19 SA20 SA21 SA22 SA23 SA24 SA25 SA26 SA27 SA28 SA29 SA30 SA31 SA32 SA33 SA34 ...

Page 18

Sector SA43 SA44 SA45 SA46 SA47 SA48 SA49 SA50 SA51 SA52 SA53 SA54 SA55 SA56 SA57 SA58 SA59 SA60 SA61 SA62 SA63 Note All sectors are 64 Kbytes in size. Sector Address A21–A7 000000000000000 000000000001000 ...

Page 19

Sector Address Sector A20–A12 SA0 000000xxx SA1 000001xxx SA2 000010xxx SA3 000011xxx SA4 000100xxx SA5 000101xxx SA6 000110xxx SA7 000111xxx SA8 001000xxx SA9 001001xxx SA10 001010xxx SA11 001011xxx SA12 001100xxx SA13 001101xxx SA14 001110xxx SA15 001111xxx SA16 010000xxx SA17 010001xxx ...

Page 20

Sector Address Sector A20–A12 SA43 101011xxx SA44 101100xxx SA45 101101xxx SA46 101110xxx SA47 101111xxx SA48 110000xxx SA49 110001xxx SA50 110010xxx SA51 110011xxx SA52 110100xxx SA53 110101xxx SA54 110110xxx SA55 110111xxx SA56 111000xxx SA57 111001xxx SA58 111010xxx SA59 111011xxx SA60 111100xxx ...

Page 21

Sector Address Sector A20–A12 SA0 000000000 SA1 000000001 SA2 000000010 SA3 000000011 SA4 000000100 SA5 000000101 SA6 000000110 SA7 000000111 SA8 000001xxx SA9 000010xxx SA10 000011xxx SA11 000100xxx SA12 000101xxx SA13 000110xxx SA14 000111xxx SA15 001000xxx SA16 001001xxx SA17 001010xxx ...

Page 22

Sector Address Sector A20–A12 SA43 100100xxx SA44 100101xxx SA45 100110xxx SA46 100111xxx SA47 101000xxx SA48 101001xxx SA49 101010xxx SA50 101011xxx SA51 101100xxx SA52 101101xxx SA53 101110xxx SA54 101111xxx SA55 111000xxx SA56 110001xxx SA57 110010xxx SA58 110011xxx SA59 110100xxx SA60 110101xxx ...

Page 23

Autoselect Mode The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding ...

Page 24

Sector Protection/Unprotection The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors. The device is shipped with all sectors unprotected. ...

Page 25

Table 7.11 Sector Block Addresses for Protection/Unprotection — Model 03 Sector / Sector Block SA0-SA3 SA4-SA7 SA8-SA11 SA12-SA15 SA16-SA19 SA20-SA23 SA24-SA27 SA28-SA31 SA32-SA35 SA36-SA39 SA40-SA43 SA44-SA47 SA48-SA51 SA52-SA55 SA56-SA59 SA60-SA62 SA63 SA64 SA65 SA66 SA67 SA68 SA69 SA70 January 19, ...

Page 26

Table 7.12 Sector Block Addresses for Protection/Unprotection — Model 04 Sector / Sector Block SA70-SA67 SA66-SA63 SA62-SA59 SA58-SA55 SA54-SA51 SA50-SA47 SA46-SA43 SA42-SA39 SA38-SA35 SA34-SA31 SA30-SA27 SA26-SA23 SA22–SA19 SA18-SA15 SA14-SA11 SA10-SA8 SA7 SA6 SA5 SA4 SA3 SA2 SA1 SA0 24 D ...

Page 27

START PLSCNT = 1 RESET Wait First Write Temporary Sector Cycle = 60h? Unprotect Mode Yes Set up sector address Sector Protect: Write 60h to sector address with ...

Page 28

Write Protect (WP#) — Models 03, 04 Only The Write Protect function provides a hardware method of protecting certain boot sectors without using V This function is one of two provided by the WP#/ACC pin. If the system asserts ...

Page 29

Indicator Bit permanently set The customer-lockable version is shipped with the Secured Silicon Sector unprotected, allowing customers to utilize the that sector in any manner they choose. The customer- lockable version has the Secured Silicon Sector Indicator ...

Page 30

Hardware Data Protection The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes (refer to hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system ...

Page 31

Common Flash Memory Interface (CFI) The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, ...

Page 32

Addresses (Models 03, 04 Addresses Byte Mode Only) 27h 4Eh 28h 50h 29h 52h 2Ah 54h 2Bh 56h 2Ch 58h 2Dh 5Ah 2Eh 5Ch 2Fh 5Eh 30h 60h 31h 62h 32h 64h 33h 66h 34h 68h 35h 6Ah 36h 6Ch ...

Page 33

Table 10.4 Primary Vendor-Specific Extended Query Addresses (Models 03, 04 Addresses Byte Mode Only) 40h 80h 41h 82h 42h 84h 43h 86h 44h 88h 45h 8Ah 46h 8Ch 47h 8Eh 48h 90h 49h 92h 4Ah 94h 4Bh 96h 4Ch 98h ...

Page 34

Command Definitions Writing specific address and data commands or sequences into the command register initiates device operations. Table 11.2 on page 38 and data values or writing them in the improper sequence resets the device to reading array data. ...

Page 35

Enter Secured Silicon Sector/Exit Secured Silicon Sector Command Sequence The Secured Silicon Sector region provides a secured data area containing a random, sixteen-byte electronic serial number (ESN). The system can access the Secured Silicon Sector region by issuing the ...

Page 36

Note See Table 11.2 for program command sequence. 11.7 Chip Erase Command Sequence Chip erase is a six bus-cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock ...

Page 37

Sector Erase Command Sequence Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the ...

Page 38

The system may also write the autoselect command sequence when the device is in the Erase Suspend mode. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. ...

Page 39

Command Definitions Table Table 11.1 S29AL032D Command Definitions — Model 00 Command Sequence (Note 1) Read (Note 4) 1 Reset (Note 7) 1 Manufacturer ID (Note 7) 4 Device ID (Note 7) 4 Secured Silicon Sector Factory 4 Protect ...

Page 40

Table 11.2 S29AL032D Command Definitions, x8 Mode — Models 03, 04 Command Sequence (Note 1) Addr Read (Note Reset (Note 7) 1 XXX Manufacturer ID 4 AAA Device ID, Model 03 4 AAA 4 AAA Device ID, ...

Page 41

Table 11.3 S29AL032D Command Definitions, x16 Mode — Models 03, 04 Command Sequence (Note 1) Addr Read (Note Reset (Note 7) 1 XXX Manufacturer ID 4 555 Device ID, Model 03 4 555 Device ID, Model 04 ...

Page 42

Write Operation Status The device provides several bits to determine the status of a write operation: DQ2, DQ3, DQ5, DQ6, DQ7, and RY/BY#. Table 12.1 on page 44 RY/BY#, and DQ6 each offer a method for determining whether a ...

Page 43

Notes Valid address for programming. During a sector erase operation, a valid address is an address within any sector selected for erasure. During chip erase, a valid address is any non-protected sector address. 2. DQ7 should be ...

Page 44

DQ6: Toggle Bit I Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at ...

Page 45

still toggling, then the device had not complete the operation successfully, and the system must write the reset command in order to return to reading array data. The remaining scenario is that the system ...

Page 46

DQ5: Exceeded Timing Limits DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a 1. This is a failure condition that indicates the program or erase cycle ...

Page 47

Absolute Maximum Ratings Parameter Storage Temperature, Plastic Packages Ambient Temperature with Power Applied Voltage with Respect to Ground Output Short Circuit Current (Note 3) Notes 1. Minimum DC voltage on input or I/O pins is –0.5 V. During voltage ...

Page 48

DC Characteristics Table 15.1 DC Characteristics, CMOS Compatible Parameter Description I Input Load Current (Note Input Load Current LIT I Output Leakage Current LO V Active Read Current CC I CC1 (Notes ...

Page 49

Zero Power Flash Figure 15 Note Addresses are switching at 1 MHz Note ° January 19, 2007 S29AL032D_00_A9 ...

Page 50

Test Conditions Note Diodes are IN3064 or equivalent. Speed Option Output Load Output Load Capacitance, C (including jig capacitance) Input Rise and Fall Times Input Pulse Levels Input timing measurement reference levels Output timing measurement reference levels 16.1 Key ...

Page 51

AC Characteristics 17.1 Read Operations Parameter JEDEC Std t t Read Cycle Time (Note 1) AVAV Address to Output Delay AVQV ACC t t Chip Enable to Output Delay ELQV Output Enable to ...

Page 52

Hardware Reset (RESET#) Parameter JEDEC Std. RESET# Pin Low (During Embedded Algorithms READY Read or Write (See Note) RESET# Pin Low (NOT During Embedded t READY Algorithms) to Read or Write t RESET# Pulse Width RP t ...

Page 53

Word/Byte Configuration (BYTE#) (Models 03, 04 Only) Parameter JEDEC Std CE# to BYTE# Switching Low or High ELFL/ ELFH t BYTE# Switching Low to Output HIGH Z FLQZ t BYTE# Switching High to Output Active FHQV CE# ...

Page 54

Erase/Program Operations Parameter JEDEC Std Write Cycle Time AVAV Address Setup Time AVWL Address Hold Time WLAX Data Setup Time DVWH Data Hold Time WHDX ...

Page 55

Program Command Sequence (last two cycles 555h Addresses CE# OE# WE Data RY/BY# t VCS V CC Notes program address program data Illustration shows device in word mode. Erase ...

Page 56

Figure 17.7 Back to Back Read/Write Cycle Timing t Addresses CE WE# t WDH t DS Data Valid In Figure 17.8 Data# Polling Timings (During Embedded Algorithms) Addresses t ACC t CE# t ...

Page 57

Figure 17.9 Toggle Bit Timings (During Embedded Algorithms Addresses VA t ACC OE# t OEH WE# High Z DQ6/DQ2 t BUSY RY/BY# Note VA = Valid address; not required for DQ6. ...

Page 58

Temporary Sector Unprotect Parameter JEDEC Std. t VIDR RESET# Setup Time for Temporary Sector t RSP Unprotect Note Not 100% tested RESET CE# WE# RY/BY# Figure 17.12 Accelerated Program Timing Diagram V HH ...

Page 59

Figure 17.13 Sector Protect/Unprotect Timing Diagram RESET# SA, A6, A1, A0 Sector Protect/Unprotect Data 60h 1 µs CE# WE# OE# Note For sector protect For sector unprotect, ...

Page 60

Alternate CE# Controlled Erase/Program Operations Table 17.3 Alternate CE# Controlled Erase/Program Operations Parameter JEDEC Std Write Cycle Time AVAV Address Setup Time AVEL Address Hold Time ELAX Data ...

Page 61

Figure 17.14 Alternate CE# Controlled Write Operation Timings 555 for program 2AA for erase Addresses WE# OE# CE Data t RH RESET# RY/BY# Notes program address program data, DQ7# ...

Page 62

Erase and Programming Performance Parameter Sector Erase Time (Note 7) Chip Erase Time (Note 8) Byte Programming Time Word Programming Time Accelerated Byte/Word Programming Time Byte Mode Chip Programming Time (Note 3) Word Mode Notes 1. Typical program and ...

Page 63

Physical Dimensions 20.1 TS040—40-Pin Standard TSOP January 19, 2007 S29AL032D_00_A9 S29AL032D Dwg rev AA; 10/99 61 ...

Page 64

TS 048—48-Pin Standard TSOP STANDARD PIN OUT (TOP VIEW SEE DETAIL 0. (N/2 TIPS) B SEE DETAIL A q° PARALLEL TO SEATING PLANE DETAIL A NOTES: CONTROLLING ...

Page 65

VBN048—48-Ball Fine-Pitch Ball Grid Array (FBGA) 10 Ø0.50 +0.20 1.00 A1 ID. -0.50 A SEATING PLANE A1 PACKAGE VBN 048 JEDEC N/A 10. 6.00 mm NOM PACKAGE SYMBOL MIN NOM MAX A --- ...

Page 66

Revision History Section Revision A0 (January 31, 2005) Revision A1 (March 16, 2005) Distinctive Characteristics Common Flash Memory Interface — (CFI) Revision A2 (April 19, 2005) Valid Combinations Table Device Bus Operations S29AL032D Command Definitions Model 00 table Accelerated ...

Page 67

... Copyright © 2005–2007 Spansion Inc. All Rights Reserved. Spansion, the Spansion logo, MirrorBit, ORNAND, HD-SIM, and combinations thereof are trademarks of Spansion Inc. Other names are for informational purposes only and may be trademarks of their respective owners. January 19, 2007 S29AL032D_00_A9 ...

Related keywords