ADSP-2185KSTZ-133 Analog Devices Inc, ADSP-2185KSTZ-133 Datasheet - Page 18
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADSP-2185KSTZ-133
Manufacturer Part Number
ADSP-2185KSTZ-133
Description
MICROCOMPUTER, 16BIT 33MIPS, SMD
Manufacturer
Analog Devices Inc
Series
ADSP-21xxr
Datasheet
1.ADSP-2185KSTZ-133.pdf
(32 pages)
Specifications of ADSP-2185KSTZ-133
No. Of Bits
16
Frequency
33.3MHz
Supply Voltage
5V
Embedded Interface Type
Host Port, Serial
No. Of Mips
33
Supply Voltage Range
4.5V To 5.5V
Operating Temperature Range
0°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADSP-2185KSTZ-133
Manufacturer:
TELEDYNE
Quantity:
210
ADSP-2185
Parameter
Interrupts and Flag
Timing Requirements:
t
t
Switching Characteristics:
t
t
NOTES
1
2
3
4
5
IFS
IFH
FOH
FOD
If IRQx and FI inputs meet t
the following cycle. (Refer to “Interrupt Controller Operation” in the Program Control chapter of the ADSP-2100 Family User’s Manual for further information on
interrupt servicing.)
Edge-sensitive interrupts require pulse widths greater than 10 ns; level-sensitive interrupts must be held low until serviced.
IRQx = IRQ0, IRQ1, IRQ2, IRQL0, IRQL1, IRQE.
PFx = PF0, PF1, PF2, PF3, PF4, PF5, PF6, PF7.
Flag outputs = PFx, FL0, FL1, FL2, Flag_out
IRQx, FI, or PFx Setup before CLKOUT Low
IRQx, FI, or PFx Hold after CLKOUT High
Flag Output Hold after CLKOUT Low
Flag Output Delay from CLKOUT Low
IFS
and t
IFH
setup/hold requirements, they will be recognized during the current clock cycle; otherwise the signals will be recognized on
OUTPUTS
CLKOUT
4
.
FLAG
IRQx
PFx
FI
Figure 15. Interrupts and Flags
5
5
t
FOH
t
FOD
1, 2, 3, 4
–18–
1, 2, 3, 4
t
IFH
t
IFS
Min
0.25 t
0.25 t
0.5 t
CK
CK
CK
– 7
+ 15
Max
0.25 t
CK
+ 5
Unit
ns
ns
ns
ns
REV. 0