ISPLSI2032E-110LJ44 LATTICE SEMICONDUCTOR, ISPLSI2032E-110LJ44 Datasheet
ISPLSI2032E-110LJ44
Specifications of ISPLSI2032E-110LJ44
Available stocks
Related parts for ISPLSI2032E-110LJ44
ISPLSI2032E-110LJ44 Summary of contents
Page 1
... Optimized Global Routing Pool Provides Global Interconnectivity Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A. ...
Page 2
Functional Block Diagram Figure 1. ispLSI 2032E Functional Block Diagram GOE 0 I/O 0 I/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7 I/O 8 I/O 9 I/O 10 I/O 11 I/O 12 I/O 13 ...
Page 3
Absolute Maximum Ratings Supply Voltage V .................................. -0.5 to +7.0V cc Input Voltage Applied ........................ -2 Off-State Output Voltage Applied ..... -2 Storage Temperature ................................ -65 to 150°C Case Temp. with Power Applied .............. -55 to ...
Page 4
... Available in 48-pin package only. 6. Maximum I varies widely with specific device configuration and operating frequency. Refer to the CC Power Consumption section of this data sheet and the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum I Specifications ispLSI 2032E Figure 2. Test Load GND to 3 ...
Page 5
External Timing Parameters TEST 2 PARAMETER # 4 COND Data Prop. Delay, 4PT Bypass, ORP Bypass pd1 Data Prop. Delay pd2 f max A 3 Clk Frequency with Int. Feedback f – 4 Clk ...
Page 6
External Timing Parameters TEST 2 PARAMETER # 4 COND Data Propagation Delay, 4PT Bypass, ORP Bypass pd1 Data Propagation Delay pd2 Clock Frequency with Internal Feedback max f – 4 Clock ...
Page 7
Internal Timing Parameters 2 PARAMETER # Inputs t 20 Input Buffer Delay Dedicated Input Delay din GRP t 22 GRP Delay grp GLB Product Term Bypass Path Delay (Combinatorial) 4ptbpc Product ...
Page 8
Internal Timing Parameters 2 PARAMETER # Inputs t 20 Input Buffer Delay Dedicated Input Delay din GRP t 22 GRP Delay grp GLB Product Term Bypass Path Delay (Combinatorial) 4ptbpc Product ...
Page 9
Timing Model I/O Cell Ded. In #21 I/O Delay I/O Pin #20 (Input) #45 Reset #43, 44 Y0,1,2 GOE Derivations of su, h and co from the Product Term Clock Logic ...
Page 10
Power Consumption Power consumption in the ispLSI 2032E device depends on two primary factors: the speed at which the device is operating and the number of Product Terms used. Figure 3. Typical Device Power Consumption vs fmax 150 140 130 ...
Page 11
Pin Description 44-PIN PLCC PIN NUMBERS NAME I I/O 3 15, 16, 17, 18, I I/O 7 19, 20, 21, 22, I I/O 11 25, 26, 27, 28, I I/O 15 29, ...
Page 12
Pin Configuration ispLSI 2032E 44-Pin PLCC Pinout Diagram I/O 28 I/O 29 I VCC BSCAN 1 TDI/IN 0 I/O 0 I Pins have dual function capability pins are not to ...
Page 13
Pin Configuration ispLSI 2032E 48-Pin TQFP Pinout Diagram I/O 28 I/O 29 I VCC BSCAN 1 TDI/IN 0 I/O 0 I/O 1 I/O 2 GND 1. Pins have dual function capability pins are not ...
Page 14
Part Number Description ispLSI 2032E Device Family Device Number Speed f 225 = 225 MHz max f 200 = 200 MHz max f 180 = 180 MHz max f 135 = 135 MHz max f 110 = 110 MHz max ...