DSPIC30F2023T-30I/PT Microchip Technology, DSPIC30F2023T-30I/PT Datasheet - Page 21
![12KB, Flash, 512bytes-RAM, 30MIPS, 35I/O, 16-bit Family,nanoWatt 44 TQFP 10x10x1](/photos/6/82/68251/c04-076_pt_sml.jpg)
DSPIC30F2023T-30I/PT
Manufacturer Part Number
DSPIC30F2023T-30I/PT
Description
12KB, Flash, 512bytes-RAM, 30MIPS, 35I/O, 16-bit Family,nanoWatt 44 TQFP 10x10x1
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DSPIC30F2011-20ISO.pdf
(66 pages)
5.DSPIC30F2011-20IP.pdf
(26 pages)
6.DSPIC30F1010-30ISO.pdf
(26 pages)
7.DSPIC30F1010-30ISO.pdf
(50 pages)
Specifications of DSPIC30F2023T-30I/PT
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
DSPIC30F2023T-30I/PTTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F2023T-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F2023T-30I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
8.5.5
The PROGC command programs data to the specified
Configuration register and verifies whether the
programming was successful. Configuration registers
are 16 bits wide, and this command allows one Config-
uration register to be programmed.
Expected Response (2 words):
0x1600
0x0002
© 2010 Microchip Technology Inc.
15
Opcode
Length
Reserved
Addr_MSB
Addr_LS
Data
Note:
Opcode
Field
Reserved
12 11
PROGC COMMAND
This command can only be used for
programming Configuration registers.
0x6
0x4
0x0
MSB of 24-bit destination address
LS 16 bits of 24-bit destination
address
Data to program
Addr_LS
Data
8 7
Description
Length
Addr_MSB
0
8.5.6
The ERASEB command performs a Bulk Erase. The MS
field selects the memory to be bulk erased, with options
for erasing individual memory segments.
When Full Chip Erase is selected, the following
memory regions are erased:
• All code memory (even if code-protected)
• All code-protect Configuration registers, including
Only the executive code memory, device ID and
Configuration registers that are not code-protected
remain intact after a Full Chip Erase.
Expected Response (2 words):
0x1700
0x0002
15
Opcode
Length
Reserved 0x0
MS
Opcode
Unit ID
Field
12 11
ERASEB COMMAND
0x7
0x2
Select memory to erase:
interrupt vectors, and FGS Configuration
register
Segments, and the FBS and FGS
Configuration registers
and the FGS Configuration register
0x0 = All Code in General Segment
0x1 = Reserved
0x2 = All Code in General Segment,
0x3 = Full Chip Erase
0x4 = All Code in Boot and General
0x5 = All Code in General Segment,
0x6 = Reserved
0x7 = Reserved
Reserved
Description
Length
DS70284C-page 21
2
MS
0