DSPIC30F2023T-30I/PT Microchip Technology, DSPIC30F2023T-30I/PT Datasheet - Page 41
![12KB, Flash, 512bytes-RAM, 30MIPS, 35I/O, 16-bit Family,nanoWatt 44 TQFP 10x10x1](/photos/6/82/68251/c04-076_pt_sml.jpg)
DSPIC30F2023T-30I/PT
Manufacturer Part Number
DSPIC30F2023T-30I/PT
Description
12KB, Flash, 512bytes-RAM, 30MIPS, 35I/O, 16-bit Family,nanoWatt 44 TQFP 10x10x1
Manufacturer
Microchip Technology
Series
dsPIC™ 30Fr
Datasheets
1.AC164335.pdf
(286 pages)
2.DM300023.pdf
(22 pages)
3.DM300023.pdf
(18 pages)
4.DSPIC30F2011-20ISO.pdf
(66 pages)
5.DSPIC30F2011-20IP.pdf
(26 pages)
6.DSPIC30F1010-30ISO.pdf
(26 pages)
7.DSPIC30F1010-30ISO.pdf
(50 pages)
Specifications of DSPIC30F2023T-30I/PT
Core Processor
dsPIC
Core Size
16-Bit
Speed
30 MIPs
Connectivity
I²C, IrDA, LIN, SPI, UART/USART
Peripherals
Brown-out Detect/Reset, POR, PWM, WDT
Number Of I /o
35
Program Memory Size
12KB (4K x 24)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
3 V ~ 5.5 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
44-TQFP, 44-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Lead free / RoHS Compliant
Other names
DSPIC30F2023T-30I/PTTR
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
DSPIC30F2023T-30I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
DSPIC30F2023T-30I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
12.0
12.1
If it is determined that the programming executive does
not reside in executive memory (as described in
Section 4.0 “Confirming The Contents of Executive
Memory”), it must be programmed into executive
memory using ICSP and the techniques described in
Section 11.0 “ICSP™
TABLE 12-1:
© 2010 Microchip Technology Inc.
Step 1: Exit the Reset vector and erase executive memory.
0000
0000
0000
Step 2: Initialize the NVMCON to erase executive memory.
0000
0000
Step 3: Unlock the NVMCON for programming.
0000
0000
0000
0000
Step 4: Initiate the erase cycle.
0000
0000
0000
0000
0000
—
0000
0000
0000
0000
0000
Step 5: Initialize the NVMCON to program 32 instruction words.
0000
0000
Step 6: Initialize TBLPAG and the write pointer (W7).
0000
0000
0000
0000
0000
Command
(Binary)
PROGRAMMING THE
PROGRAMMING EXECUTIVE
TO MEMORY
Overview
040100
040100
000000
24072A
883B0A
200558
883B38
200AA9
883B39
A8E761
000000
000000
000000
000000
—
A9E761
000000
000000
000000
000000
24001A
883B0A
200800
880190
EB0380
000000
000000
PROGRAMMING THE PROGRAMMING EXECUTIVE
(Hex)
Data
Mode”.
GOTO 0x100
GOTO 0x100
NOP
MOV
MOV
MOV
MOV
MOV
MOV
BSET NVMCON, #15
NOP
NOP
NOP
NOP
Externally time 'P19a' msec
Requirements”)
BCLR NVMCON, #15
NOP
NOP
NOP
NOP
MOV
MOV
MOV
MOV
CLR
NOP
NOP
#0x4072, W10
W10, NVMCON
#0x55, W8
W8, NVMKEY
#0xAA, W9
W9, NVMKEY
#0x4001, W10
W10, NVMCON
#0x80, W0
W0, TBLPAG
W7
Storing the programming executive to executive
memory is similar to normal programming of code
memory. Namely, the executive memory must first be
erased, and then the programming executive must be
programmed 32 words at a time. This control flow is
summarized in
(see
Description
Section 13.0 “AC/DC Characteristics and Timing
Table
12-1.
DS70284C-page 41