PIC12F508-E/MS Microchip Technology, PIC12F508-E/MS Datasheet - Page 59
![no-image](/images/manufacturer_photos/0/4/439/microchip_technology_sml.jpg)
PIC12F508-E/MS
Manufacturer Part Number
PIC12F508-E/MS
Description
IC,MICROCONTROLLER,8-BIT,PIC CPU,CMOS,TSSOP,8PIN,PLASTIC
Manufacturer
Microchip Technology
Series
PIC® 12Fr
Datasheets
1.PIC12F509T-ISN.pdf
(110 pages)
2.PIC12F509T-ISN.pdf
(4 pages)
3.PIC12F509T-ISN.pdf
(20 pages)
Specifications of PIC12F508-E/MS
Rohs Compliant
YES
Core Processor
PIC
Core Size
8-Bit
Speed
4MHz
Peripherals
POR, WDT
Number Of I /o
5
Program Memory Size
768B (512 x 12)
Program Memory Type
FLASH
Ram Size
25 x 8
Voltage - Supply (vcc/vdd)
2 V ~ 5.5 V
Oscillator Type
Internal
Operating Temperature
-40°C ~ 125°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Processor Series
PIC12F
Core
PIC
Data Bus Width
8 bit
Data Ram Size
25 B
Interface Type
RS- 232, USB
Maximum Clock Frequency
4 MHz
Number Of Programmable I/os
6
Number Of Timers
1
Operating Supply Voltage
2 V to 5.5 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
3rd Party Development Tools
52715-96, 52716-328, 52717-734
Development Tools By Supplier
PG164130, DV164035, DV244005, DV164005, PG164120, ICE2000, DV164101, DM163014, DV164120, DM163029
Minimum Operating Temperature
- 40 C
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
For Use With
AC162059 - HEADER INTRFC MPLAB ICD2 8/14PINAC164325 - MODULE SKT FOR 8MSOPDVA12XP080 - ADAPTER DEVICE FOR MPLAB-ICE
Eeprom Size
-
Data Converters
-
Connectivity
-
Lead Free Status / Rohs Status
Details
ADDWF
Syntax:
Operands:
Operation:
Status Affected: C, DC, Z
Description:
ANDLW
Description:
ANDWF
Syntax:
Operands:
Operation:
Status Affected: Z
Description:
© 2009 Microchip Technology Inc.
Status Affected: Z
Operands:
Operation:
Syntax:
Add W and f
[ label ] ADDWF
0 ≤ f ≤ 31
d ∈ [0,1]
(W) + (f) → (dest)
Add the contents of the W register
and register ‘f’. If ‘d’ is’0’, the result
is stored in the W register. If ‘d’ is
‘1’, the result is stored back in
register ‘f’.
AND W with f
[ label ] ANDWF
0 ≤ f ≤ 31
d ∈ [0,1]
(W) .AND. (f) → (dest)
The contents of the W register are
AND’ed with register ‘f’. If ‘d’ is ‘0’,
the result is stored in the W register.
If ‘d’ is ‘1’, the result is stored back
in register ‘f’.
AND literal with W
[ label ] ANDLW
0 ≤ k ≤ 255
(W).AND. (k) → (W)
The contents of the W register are
AND’ed with the eight-bit literal ‘k’.
The result is placed in the W
register.
f,d
f,d
k
PIC12F508/509/16F505
BCF
Syntax:
Operands:
Operation:
Status Affected: None
Description:
BSF
Syntax:
Operands:
Operation:
Status Affected: None
BTFSC
Syntax:
Operands:
Operation:
Status Affected: None
Description:
Description: Bit ‘b’ in register ‘f’ is set.
Bit Clear f
[ label ] BCF
0 ≤ f ≤ 31
0 ≤ b ≤ 7
0 → (f<b>)
Bit ‘b’ in register ‘f’ is cleared.
Bit Set f
[ label ] BSF
0 ≤ f ≤ 31
0 ≤ b ≤ 7
1 → (f<b>)
Bit Test f, Skip if Clear
[ label ] BTFSC f,b
0 ≤ f ≤ 31
0 ≤ b ≤ 7
skip if (f<b>) = 0
If bit ‘b’ in register ‘f’ is ‘0’, then the
next instruction is skipped.
If bit ‘b’ is ‘0’, then the next instruc-
tion fetched during the current
instruction execution is discarded,
and a NOP is executed instead,
making this a two-cycle instruction.
f,b
f,b
DS41236E-page 59