ACPL-36JV-000E Avago Technologies US Inc., ACPL-36JV-000E Datasheet
ACPL-36JV-000E
Specifications of ACPL-36JV-000E
Available stocks
Related parts for ACPL-36JV-000E
ACPL-36JV-000E Summary of contents
Page 1
... ACPL-36JV-000E Automotive Gate Drive Optocoupler with R 2.5 Amp Output Current, Integrated Desaturation (V and Fault Status Feedback Data Sheet Lead (Pb) Free RoHS 6 fully compliant RoHS 6 fully compliant options available; -xxxE denotes a lead-free product Description Avago’s automotive 2.5 Amp Gate Drive Integrated Desaturation (V ...
Page 2
... To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. Example 1: ACPL-36JV-500E to order product of SO-16 Surface Mount RoHS compliant package in Tape and Reel packaging. Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. Typical Fault Protected IGBT Gate Drive Circuit The ACPL-36JV is an easy-to-use, intelligent gate driver which makes IGBT V easy-to-implement ...
Page 3
... V high and V tion is desired, V Once UVLO is not active ( high, and the DESAT (pin 14) detection feature of the ACPL-36JV will be the primary source of IGBT protec- tion. UVLO is needed to ensure DESAT is functional. Once V > 11.6 V, DESAT will remain functional until V UVLO+ < ...
Page 4
... Product Overview Description The ACPL-36JV (shown in Figure highly integrated power control device that incorporates all the necessary components for a complete, isolated IGBT gate drive circuit with fault protection and feedback into one SO-16 package. TTL input logic levels allow direct interface with ...
Page 5
Package Pin Out GND1 LED2+ IN+ DESAT IN CC2 CC1 RESET FAULT LED1+ ...
Page 6
... Output IC-to-Pins 9 & 12 Thermal Resistance Input IC-to-Pin 1 Thermal Resistance Recommended Pb-Free IR Profile Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used. The ACPL-36JV-000E is pending approval by the following organizations: UL Pending approval under UL 1577, component recognition program 3750 V expected prior to product ...
Page 7
IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Description Installation classification per DIN VDE 0110/1.89, Table 1 for rated mains voltage ≤ 300 Vrms for rated mains voltage ≤ 450 Vrms for rated mains voltage ≤ 600 Vrms Climatic Classification Pollution Degree (DIN ...
Page 8
Insulation and Safety Related Specifications Parameter Minimum External Air Gap (Clearance) Minimum External Tracking (Creepage) Minimum Internal Plastic Gap (Internal Clearance) Tracking Resistance (Comparative Tracking Index) Isolation Group Absolute Maximum Ratings Parameter Storage Temperature Operating Temperature Output IC Junction Temperature ...
Page 9
Electrical Specifications Recommended operating conditions unless otherwise specified and CC1 CC2 EE E Conditions. Parameter Symbol Logic Low Input Voltages IN+L V RESETL Logic High ...
Page 10
Switching Specifications Unless otherwise noted, all typical values at T Maximum specifications are at Recommended Operating Conditions. Parameter Symbol V to High Level Output t IN PLH Propagation Delay Time V to Low Level Output t IN PHL Propagation Delay ...
Page 11
... This is the amount of time from when RESET is asserted low, until FAULT output goes high. The minimum specification of 3 μs is the guaranteed minimum FAULT signal pulse width when the ACPL-36JV is configured for Auto-Reset. See the Auto-Reset section in the applications notes at the end of this data sheet for further details. ...
Page 12
T - TEMPERATURE - °C A Figure 3. I vs. temperature. OH 200 175 150 125 100 – OUTPUT VOLTAGE ...
Page 13
I - OUTPUT LOW CURRENT - A OL Figure 3.0 2.9 2.8 I cc2H 2.7 -40 - ...
Page 14
I (mA) OUT Figure 15 OUT 0.50 T pLH T pHL 0.40 0.30 0.20 -40 - TEMPERATURE - °C Figure 17. Propagation delay ...
Page 15
PLH t PHL 0.35 0.30 0.25 0. LOAD CAPACITANCE – nF Figure 21. Propagation delay vs. load capacitance. 0.45 0.40 0.35 0.30 0.25 - TEMPERATURE - °C Figure 23. DESAT sense to ...
Page 16
CC2 CC2 0.0025 0.0020 0.0015 0.0010 LOAD RESISTANCE – : Figure 27. DESAT sense to 10% Vout delay vs. load resistance. Test Circuit Diagrams 0.1PF GND1 1 _ ...
Page 17
GND1 IN+ LED2 DESAT 3 IN CC1 CC2 V 5 RESET 12 EE FAULT ...
Page 18
GND1 0.1PF IN+ LED2+ V DESAT 3 14 IN CC1 CC2 I CC2 V RESET FAULT LED+ ...
Page 19
GND1 IN+ LED2 DESAT IN 0.1PF F F CC1 CC2 RESET ...
Page 20
GND1 IN+ LED2+ V DESAT 3 IN CC1 CC2 3 k: 0.1PF V RESET FAULT 6 100pF LED+ OUT LED ...
Page 21
GND1 IN+ LED2 0.1PF V DESAT 3 14 IN CC1 CC2 V RESET FAULT LED+ ...
Page 22
... Applications Information The ACPL-36JV satisfies these criteria by combining a high speed, high output current driver, high voltage optical isolation between the input and output, local IGBT de- ...
Page 23
... Figure 61. Recommended application circuit. Description of Operation/Timing Figure 62 illustrates input and output waveforms under the conditions of normal operation, a desat fault condition, and normal reset behavior. Normal Operation During normal operation the ACPL-36JV is con- OUT trolled by either with the IGBT collector-to- IN+ IN- emitter voltage being monitored through D FAULT output is high and the RESET input should be held high ...
Page 24
... This nominal blanking time also represents the longest time it will take for the ACPL-36JV to respond to a DESAT fault condition. If the IGBT is turned on while the collector and emitter are shorted to the supply rails (switching into a short), the soft shut-down sequence will begin after ap- proximately 3 Psec ...
Page 25
V (2) IN+ V (3) IN– V (4) CC1 GND (1) DELAY FAULT ( RESET (5) Figure 63. Behavioral circuit schematic GND1 100pF IN+ LED2+ V DESAT 3 14 ...
Page 26
... GND1 and V an inverting configuration is desired, V connecting Local Shutdown, Local Reset As shown in Figure 69, the fault output of each ACPL-36JV gate driver is polled separately, and the individual reset lines are asserted low independently to reset the motor controller after a fault condition. Global-Shutdown, Global Reset ...
Page 27
... LED Figure 69. Local shutdown, local reset configuration. Auto-Reset As shown in Figure 71, when the inverting V connected to ground (non-inverting configuration), the ACPL-36JV can be configured to reset automatically by connecting RESET this case, the gate control IN+ signal is applied to the non-inverting input as well as the reset input to reset the fault latch every switching cycle. ...
Page 28
GND1 IN IN CC1 RESET 5 FAULT LED LED CONNECT TO CONNECT TO OTHER OTHER RESETS FAULTS Figure 70. Global-shutdown, global reset configuration. GND1 ...
Page 29
GND1 100pF IN+ LED2+ V DESAT 3 14 IN CC1 CC2 RESET FAULT 10 ...
Page 30
... G When choosing the value important to con firm G that the power dissipation of the ACPL-36JV is within the maximum allowable power rating. The steps for doing this are: 1. Calculate the minimum desired R 2. Calculate total power dissipation in the part referring to Figure 76. (Average switching energy supplied to ACPL-36JV per cycle vs. R plot) ...
Page 31
... Rg (:) Figure 76. Switching energy plot for calculating average P (for ACPL-36JV output driving an IGBT rated at 600 V/100 A). Thermal Model The ACPL-36JV is designed to dissipate the majority of the heat through pins 1 for the input IC and pins 9 and 12 for the output IC. (There are two V ...
Page 32
... Ground plane connections are necessary for PIN1 (GND1) and PIN order to achieve maximum power as the EE ACPL-36JV is designed to dissipate the majority of heat generated through these pins. Actual power dissipation will depend on the application environment (PCB layout, airflow, part placement, etc. (See Figure 79B and 79C). ...
Page 33
... Figure 81. The maximum dead time for the ACPL-36JV is 800 ns (= 400 ns - (-400 ns)) over an operat- ing temperature range of -40°C to 105°C. Note that the propagation delays used to calculate PDD ...