AFCT-57J5APZ Avago Technologies US Inc., AFCT-57J5APZ Datasheet
![no-image](/images/manufacturer_photos/0/0/86/avago_technologies_us_inc__sml.jpg)
AFCT-57J5APZ
Specifications of AFCT-57J5APZ
Related parts for AFCT-57J5APZ
AFCT-57J5APZ Summary of contents
Page 1
... FOCIS/IEC specifications for optical duplex LC connectors enhancement to the conventional SFP interfaced defined in INF-8074, the AFCT-57J5APZ is compliant to SFF-8472 (Digital Diagnostic Interface for Optical Trans- ceivers). Using the 2-wire serial interface defined in SFF- 8472, the transceiver provides real time temperature, supply voltage, laser bias current, laser average output power and received input power ...
Page 2
... Failure Identification, Compliance Prediction, Fault Isolation and Component Monitoring. Predictive Failure Identification The AFCT-57J5APZ predictive failure feature allows a host to identify potential link problems before system perfor- mance is impacted. Prior identification of link problems enables a host to service an application via “fail over” redundant link or replace a suspect device, maintaining system uptime in the process ...
Page 3
... Tx_Disable (for normal operation) and Rate_Select is set to default in the proper state. Figure 2 depicts the recommended interface circuit to link the AFCT-57J5APZ to supporting physical layer ICs. Timing for MSA compliant control signals implemented in the transceiver are listed in Figure 4. ...
Page 4
... Application Support An Evaluation Kit and Reference Designs are available to assist in evaluation of the AFCT-57J5APZ . Please contact your local Field Sales representative for availability and ordering details. Caution There are no user serviceable parts nor maintenance re- quirements for the AFCT-57J5APZ. All mechanical ad- justments are made at the factory prior to shipment. ...
Page 5
Table 1. Regulatory Compliance Feature Test Method Electrostatic Discharge (ESD) MIL-STD-883C Method 3015.4 to the Electrical Pins Electrostatic Discharge (ESD) Variation of IEC 61000-4-2 to the Duplex LC Receptacle GR1089 Electrostatic Discharge (ESD) Variation of IEC 801-2 to the Optical ...
Page 6
Tx_DISABLE Tx_FAULT SERDES IC PROTOCOL IC LOSS OF SIGNAL RATE SELECT 4 MODULE DETECT SCL SDA Figure 2. Typical Application Configuration 0.1 μ 0.1 μ μ F ...
Page 7
Table 2. Pin Description Pin Name Function/Description 1 VeeT Transmitter Ground 2 TX_FAULT Transmitter Fault Indication – High indicates a fault condition 3 TX_DISABLE Transmitter Disable – Module optical output disables on high or open 4 MOD-DEF2 Module Definition 2 ...
Page 8
Table 3. Absolute Maximum Ratings Parameter Storage Temperature Case Operating Temperature Relative Humidity Supply Voltage Low Speed Input Voltage Notes 1. Absolute Maximum Ratings are those values beyond which damage to the device may occur if these limits are exceeded ...
Page 9
Table 6. Transmitter Optical Characteristics = -40°C to 85°C, VccT, VccR = 3. Parameter Modulated Optical Output Power (OMA) (Peak-to-Peak) Average Optical Output Power Center Wavelength Spectral Width – rms Optical Rise/Fall Time (8.5 Gb/s) RIN ...
Page 10
Table 7. Receiver Optical Characteristics = -40°C to 85°C, VccT, VccR = 3. Parameter Input Optical Power [Overdrive] Input Optical Modulation Amplitude Peak-to-Peak (0.614 to 3.072 Gb/s) [Sensitivity] Return Loss Loss of Signal – Assert Loss ...
Page 11
Table 9. Transceiver SOFT DIAGNOSTIC Timing Characteristics = -40°C to 85°C, VccT, VccR = 3. Parameter Hardware TX_DISABLE Assert Time Hardware TX_DISABLE Negate Time Time to initialize, including reset of TX_FAULT Hardware TX_FAULT Assert Time Hardware ...
Page 12
... IC and laser optical subassembly. Variations in average optical power are not expected under normal operation because the AFCT-57J5APZ uses a closed loop laser bias feedback circuit to maintain constant optical power. This circuit compensates for normal FABRY PEROT parametric variations due to changing transceiver operating points ...
Page 13
V T,R > 2. TX_FAULT TX_DISABLE TRANSMITTED SIGNAL t_init t-init: TX DISABLE NEGATED V T,R > 2. TX_FAULT TX_DISABLE TRANSMITTED SIGNAL t_init INSERTION t-init: TX DISABLE NEGATED, MODULE HOT PLUGGED OCCURANCE OF FAULT TX_FAULT TX_DISABLE TRANSMITTED ...
Page 14
... Addresses 63 and 95 are checksums calculated (per SFF-8472 and SFF-8074) and stored prior to product shipment. 4. Addresses 68-83 specify the AFCT-57J5APZ ASCII serial number and will vary on a per unit basis. 5. Addresses 84-91 specify the AFCT-57J5APZ ASCII date code and will vary on a per date code basis. 14 ...
Page 15
... Transmitted average optical power (Tx Pwr) is decoded bit unsigned integer in increments of 0.1 uW. 5. Received average optical power (Rx Pwr) is decoded bit unsigned integer in increments of 0.1 uW. 6. Bytes 55-94 are not intended for use with AFCT-57J5APZ, but have been set to default values per SFF-8472. 7. Byte checksum calculated (per SFF-8472) and stored prior to product shipment. ...
Page 16
... Indicates transceiver is powered and real time sense data is ready Ready) Note 1 Notes: 1. The response time for soft commands of the AFCT-57J5APZ is 100 msec as specified by the MSA SFF-8472 2. Bit 6 is logic OR’d with the SFP TX_DISABLE input pin 3 ... either asserted will disable the SFP transmitter. ...
Page 17
... Figure 5 . Module drawing 17 AFCT-57J5APZ 1310nm LASER PROD 21CRF(J) CLASS1 SINGAPORE 0446 PPOC-4102-DIn2 SN: AJ0446CD1C ...
Page 18
X Y 16.25 MIN. PITCH B PCB EDGE 5.68 8.58 11.08 16.25 REF. 14.25 2.0 11x 3 3.2 PIN 1 10.93 9.6 0.8 TYP 1.55 ± 0.05 0 DETAIL 1 Figure 6. ...
Page 19
MAX. 11.73 REF 9.8 MAX. PCB Figure 7 . SFP Assembly Drawing For product information and a complete list of distributors, please go to our web site: Avago, Avago Technologies, ...