IPR-PCI/T64 Altera, IPR-PCI/T64 Datasheet - Page 214
IPR-PCI/T64
Manufacturer Part Number
IPR-PCI/T64
Description
IP CORE Renewal Of IP-PCI/T64
Manufacturer
Altera
Type
MegaCorer
Specifications of IPR-PCI/T64
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Arria II GX, Cyclone, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Target, 64 bit
License
Renewal License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 214 of 358
- Download datasheet (3Mb)
PCI Testbench Files
4–4
PCI Compiler User Guide
Table 4–2
directory, For more information on these files refer to
Design” on page
The example directory
files:
■
■
■
Notes to
(1)
(2)
dma
lm_last_gen
local_master
local_target
prefetch
lpm_ram_32
local_top
Table 4–2. Files Contained in the local_bfm Directory
Testbench files modified to simulate the reference design provided
in local_bfm
A top-level design file
Simulation scripts
All files are provided in both VHDL and Verilog HDL.
Not applicable to the pci_t32 and pci_t64 MegaCore functions.
(2)
File(1)
Table
describes the reference design files provided in the local_bfm
PCI Compiler Version 10.1
(2)
(2)
4–2:
4–15.
This module serves as a direct memory access (DMA)
engine for the reference design
This module generates a
local_master
This module initiates master transactions from the local side.
The DMA engine triggers the state machine inside
local_master
The module consists of a simple target state machine that
performs 32 or 64-bit memory read/write transactions with
the LPM memory and 32-bit single-cycle IO read/write
transactions with an I/O register defined in the local target
This module is used to prefetch the data from a memory
block during burst target read transactions and burst master
write transactions.
This module is used to instantiate 1 KByte of RAM. This RAM
is accessible by both
local_master
This module instantiates all the local reference design
modules.
(Table
4–3) contains the following subgroups of
.
.
local_target
Description
lm_lastn
signal for
and
“Local Reference
Altera Corporation
January 2011
Related parts for IPR-PCI/T64
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/1
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/4
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCIE/8
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE RENEW
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-XAUIPCS
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet: