IR1155STRPBF International Rectifier, IR1155STRPBF Datasheet - Page 14

• Manufacturer Part Number: IR1155STRPBF
• Description: IC PFC ONE CYCLE CONTROL 8SOIC
• Manufacturer: International Rectifier

Specifications of IR1155STRPBF

• Mode: Continuous Conduction (CCM)
• Frequency - Switching: Adjustable
• Current - Startup: 175µA
• Voltage - Supply: 12 V ~ 19 V
• Operating Temperature: -25°C ~ 125°C
• Mounting Type: *
• Package / Case: *
• Startup Current: 175µA
• Operating Supply Current: 10mA
• Duty Cycle (%): 99%
• Frequency: 200kHz
• Digital Ic Case Style: SOIC
• No. Of Pins: 8
• Operating Temperature Range: -25°C To +125°C
• Peak Reflow Compatible (260 C): Yes
• Rohs Compliant: Yes
• Leaded Process Compatible: Yes
• Package: 8-lead SOIC
• Circuit: PFC IC
• Vcc Range (v): 12V-20V
• Out Peak Current (a): +/- 1.5
• Switching Frequency (khz): 48 - 200
• Environment: Industrial
• Over-voltage Protection: Yes
• Brown-out Protection: Yes
• Pbf: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: IR1155STRPBFTR

www.irf.com
UVLO/Sleep Mode: The IC is in the UVLO/Sleep
mode when either the VCC pin voltage is below
V
V
any other state of operation. This mode can be
actively invoked by pulling the OVP/EN pin below
the Sleep threshold V
voltage is above V
the gate drive circuit is inactive, most of the
internal circuitry is unbiased and the IC draws a
quiescent current of I
or less. Also, the internal logic of the IC ensures
that whenever the UVLO/Sleep mode is actively
invoked, the COMP pin is actively discharged
below V
mode, in order to facilitate soft-start upon
resumption of operation.
Stand-by Mode: The IC is placed in Stand-by
mode whenever an Open-loop situation is
detected. An open-loop situation is sensed
anytime VFB pin voltage is less than V
internal circuitry is biased in the Stand-by Mode,
but the gate is inactive and the IC draws a few mA
of current. This state is accessible from any other
state of operation of the IC. COMP pin is actively
discharged to below V
state is entered from normal operation in order to
facilitate soft-start upon resumption of operation.
Soft Start Mode: During system start-up, the soft-
start mode is activated once the VCC voltage has
exceeded V
exceeded V
exceeded V
required for the VCOMP voltage to charge
through its entire dynamic range i.e. through
V
dependent upon the component values selected
for compensation of the voltage loop on the
COMP pin. As VCOMP voltage raises gradually,
the IC allows a higher and higher RMS current
into the PFC converter. This controlled increase
of the input current amplitude contributes to
reducing system component stress during start-
up. It is clarified that, during soft-start, the IC is
capable of full duty cycle modulation (from 0% to
MAX DUTY), based on the instantaneous ISNS
signal from system current sensing. .
IR1155 Modes of operation (refer to States & Transitions Diagram)
CC,UVLO
SLEEP
COMP,EFF
. The UVLO/Sleep mode is accessible from
and/or the OVP/EN pin voltage is below
. As a result, the soft-start time is
COMP,START
SLEEP(ON)
CC,ON
OLP
, the VFB pin voltage has
CC,ON
and OVP pin voltage has
. The soft start time is the time
prior to entering the sleep
SLEEP
. In the UVLO/Sleep state,
COMP,START
SLEEP
which is typically 200uA
even if VCC pin
whenever this
OLP
. All
14
For all practical purposes, the Soft-start mode of
the IC is the same as the Normal mode (only
difference being that the DC bus voltage is
approaching the regulation point). All protection
functions of the IC are active during soft-start
mode.
Normal Mode: The IC enters the normal operating
mode seamlessly following conclusion of soft-start.
At this point the DC bus is well regulated and all
protection functions of the IC are active. If, from
the normal mode, the IC is pushed into either a
Stand-by mode or Sleep mode then COMP pin is
actively discharged below V
will go through soft-start upon resumption of
operation.
OVP Mode: The IC enters OVP fault mode
whenever an overvoltage condition is detected. A
system overvoltage condition is recognized when
OVP/EN pin voltage exceeds V
this happens the IC immediately disables the gate
drive. The gate drive is re-enabled only when
OVP/EN pin voltage is
threshold. This state is accessible from both the
soft start and normal modes of operation.
IPK LIMIT Mode: The IC enters IPK LIMIT fault
mode whenever the magnitude of ISNS pin voltage
exceeds the V
cycle peak over current protection. When this
happens, the IC immediately disables the gate
drive. Gate drive is re-enabled when magnitude of
ISNS pin voltage drops below V
This state is accessible from both the soft start and
normal modes of operation.
ISNS(PK)
threshold triggering cycle-by-
© 2011 International Rectifier
COMP,START
less than V
OVP
ISNS(PK)
IR1155S
threshold. When
and system
threshold.
OVP(RST)