5M80ZT100C5N Altera, 5M80ZT100C5N Datasheet - Page 130

no-image

5M80ZT100C5N

Manufacturer Part Number
5M80ZT100C5N
Description
ALTERA
Manufacturer
Altera
Series
MAX Vr

Specifications of 5M80ZT100C5N

Cpld Type
FLASH
No. Of Macrocells
64
No. Of I/o's
79
Propagation Delay
7.5ns
Global Clock Setup Time
4.6ns
Frequency
118.3MHz
Supply Voltage Range
1.71V To 1.89V
Programmable Type
In System Programmable
Delay Time Tpd(1) Max
7.5ns
Voltage Supply - Internal
1.71 V ~ 1.89 V
Number Of Logic Elements/blocks
80
Number Of Macrocells
64
Number Of Gates
-
Number Of I /o
79
Operating Temperature
0°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
100-TQFP
Rohs Compliant
Yes
Lead Free Status / Rohs Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
Quantity:
825
Part Number:
5M80ZT100C5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA
0
Part Number:
5M80ZT100C5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
7–28
Figure 7–23. WRITE Operation Sequence for Extended Mode
Figure 7–24. WRITE Operation Sequence for Base Mode
MAX V Device Handbook
SCK
nCS
SO
SI
4. An 8-bit data is transmitted through SI.
5. nCS is pulled back to high to indicate the end of transmission.
Figure 7–24
SECTOR-ERASE
SECTOR-ERASE (SE) is the instruction of erasing one sector of the UFM block. Each
sector contains 256 words. WEN bit and the sector must not be protected for SE
operation to be successful. nCS must be driven high before the instruction is executed
internally. You may poll the nRDY bit in the software status register for the completion
of the internal self-timed SECTOR-ERASE cycle. For SPI Extended mode, the SE
operation is performed in the following sequence, as shown in
1. nCS is pulled low.
2. Opcode 00100000 is transmitted into the interface.
3. The 16-bit address is sent. The eighth bit (the first seven bits will be discarded) of
MSB
SCK
nCS
SI
SO
0
the address indicates which sector is erased; a 0 means sector 0 (UFM0) is erased,
and a 1 means sector 1 (UFM1) is erased.
1
Instruction
2
8-bit
02
3
H
4
High Impedance
MSB
shows the WRITE operation sequence for Base mode.
0
5 6 7
1
Instruction
2
8-bit
MSB
02
8
3
H
9 10 11
4
5 6 7
Address
16-bit
8
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
High Impedance
20 21 22 23 24 25 26 27
Address
8-bit
MSB
MSB
16-bit Data In
8-bit Data In
Chapter 7: User Flash Memory in MAX V Devices
36 37 38 39
January 2011 Altera Corporation
Software Support for UFM Block
Figure
7–25:

Related parts for 5M80ZT100C5N