AD5310BRM Analog Devices Inc, AD5310BRM Datasheet - Page 4

no-image

AD5310BRM

Manufacturer Part Number
AD5310BRM
Description
D/A Converter (D-A) IC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD5310BRM

Digital Ic Case Style
MSOP
No. Of Pins
8
Operating Temperature Range
-40°C To +105°C
Peak Reflow Compatible (260 C)
No
No. Of Bits
10 Bit
Leaded Process Compatible
No
Mounting Type
Surface Mount
Rohs Status
RoHS non-compliant
Settling Time
6µs
Number Of Bits
10
Data Interface
Serial
Number Of Converters
1
Voltage Supply Source
Single Supply
Power Dissipation (max)
1.25mW
Operating Temperature
-40°C ~ 105°C
Package / Case
8-MSOP, Micro8™, 8-uMAX, 8-uSOP,
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5310BRM
Manufacturer:
AD
Quantity:
1 831
Part Number:
AD5310BRM
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5310BRM-REEL7
Manufacturer:
AD
Quantity:
5 510
Part Number:
AD5310BRM-REEL7
Manufacturer:
PAN
Quantity:
5 510
Part Number:
AD5310BRMZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5310BRMZ-REEL7
Manufacturer:
ROHM
Quantity:
52
AD5310
SOT-23 Pin Numbers
Pin
No.
1
2
3
4
5
6
Mnemonic
V
GND
V
DIN
SCLK
SYNC
OUT
DD
Analog output voltage from DAC. The output amplifier has rail-to-rail operation.
Ground reference point for all circuitry on the part.
Power Supply Input. These parts can be operated from +2.5 V to +5.5 V and V
coupled to GND.
Serial Data Input. This device has a 16-bit shift register. Data is clocked into the register on the
falling edge of the serial clock input.
Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock
input. Data can be transferred at rates up to 30 MHz.
Level triggered control input (active low). This is the frame synchronization signal for the input
data. When SYNC goes low, it enables the input shift register and data is transferred in on the
falling edges of the following clocks. The DAC is updated following the 16th clock cycle unless
SYNC is taken high before this edge in which case the rising edge of SYNC acts as an interrupt and
the write sequence is ignored by the DAC.
Function
V
GND
V
OUT
DD
1
2
3
(Not to Scale)
SOT-23
TOP VIEW
AD5310
PIN FUNCTION DESCRIPTIONS
6
5
4
PIN CONFIGURATIONS
SYNC
SCLK
DIN
–4–
V
V
OUT
NC
NC
DD
NC = NO CONNECT
1
2
3
4
(Not to Scale)
TOP VIEW
AD5310
SOIC
8
7
6
5
SYNC
GND
SCLK
DIN
DD
should be de-
REV. A

Related parts for AD5310BRM