AD7398BR Analog Devices Inc, AD7398BR Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
AD7398BR
Manufacturer Part Number
AD7398BR
Description
D/A Converter (D-A) IC
Manufacturer
Analog Devices Inc
Datasheet
1.AD7399BRUZ.pdf
(24 pages)
Specifications of AD7398BR
Resolution (bits)
12bit
Digital Ic Case Style
SOIC
No. Of Pins
16
Operating Temperature Range
-40°C To +125°C
Update Rate
0.167MSPS
Mounting Type
Surface Mount
Peak Reflow Compatible (260 C)
No
Rohs Status
RoHS non-compliant
Settling Time
6µs
Number Of Bits
12
Data Interface
Serial
Number Of Converters
4
Voltage Supply Source
Dual ±
Power Dissipation (max)
16mW
Operating Temperature
-40°C ~ 125°C
Package / Case
16-SOIC (0.300", 7.5mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7398BR
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7398BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Company:
Part Number:
AD7398BRZ
Manufacturer:
Analog Devices Inc
Quantity:
135
Part Number:
AD7398BRZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD7398/AD7399
INPUT REGISTERS
AD7398 SERIAL INPUT REGISTER DATA FORMAT
Data is loaded in the MSB first format.
MSB
B15
SA
NOTE
Bit Position B14 and Bit Position B15 are the SD and SA power shutdown control bits. If SA is set to Logic 1, all DACs are placed in the power shutdown mode. If SD is set
AD7399 SERIAL INPUT REGISTER DATA FORMAT
Data is loaded in the MSB first format.
MSB
B13
SA
NOTE
Bit Position B12 and Bit Position B13 are the SD and SA power shutdown control bits. If SA is set to Logic 1, all DACs are placed in the power shutdown mode. If SD is set
Table 6. AD7398/AD7399 Address Decode Control
SA
1
0
0
0
0
0
0
0
0
to Logic 1, the address decoded by Bit B12 and Bit B13 (A0 and A1) determine the DAC channel that is placed in the power shutdown state.
to Logic 1, the address decoded by Bit B10 and Bit B11 (A0 and A1) determine the DAC channel that is placed in the power shutdown state.
B14
SD
B12
SD
SD
X
1
1
1
1
0
0
0
0
B13
A1
B11
A1
A1
X
0
0
1
1
0
0
1
1
B12
A0
B10
A0
B11
D11
A0
X
0
1
0
1
0
1
0
1
B9
D9
B10
D10
B8
D8
DAC Channel Affected
All DACs shutdown
DAC A shutdown
DAC B shutdown
DAC C shutdown
DAC D shutdown
DAC A input register decoded
DAC B input register decoded
DAC C input register decoded
DAC D input register decoded
B9
D9
Rev. C | Page 8 of 24
B7
D7
B8
D8
B6
D6
B7
D7
B6
D6
B5
D5
B5
D5
B4
D4
B4
D4
B3
D3
B3
D3
B2
D2
B2
D2
B1
D1
B1
D1
LSB
B0
D0
LSB
B0
D0