AD7716BPZ Analog Devices Inc, AD7716BPZ Datasheet

4-CHNL S-D ADC

AD7716BPZ

Manufacturer Part Number
AD7716BPZ
Description
4-CHNL S-D ADC
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD7716BPZ

Number Of Bits
22
Sampling Rate (per Second)
2.23k
Data Interface
Serial
Number Of Converters
4
Power Dissipation (max)
50mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
44-PLCC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
EVAL-AD7716EBZ - BOARD EVAL FOR AD7716
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7716BPZ
Manufacturer:
ST
Quantity:
2 100
Part Number:
AD7716BPZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
a
GENERAL DESCRIPTION
The AD7716 is a signal processing block for data acquisition
systems. It is capable of processing four channels with band-
widths of up to 584 Hz. Resolution is 22 bits and the usable
dynamic range varies from 111 dB with an input bandwidth of
36.5 Hz to 99 dB with an input bandwidth of 584 Hz.
The device consists of four separate A/D converter channels that
are implemented using sigma-delta technology. Sigma-delta
ADCs include on-chip digital filtering and, thus, the system
filtering requirements are eased.
Three address pins program the device address. This allows a
data acquisition system with up to 32 channels to be set up in a
simple fashion. The output word from the device contains 32
bits of data. One bit is determined by the state of the D
put and may be used, for example, in an ECG system with an
external pacemaker detect circuit to indicate that the output
word is invalid because of the presence of a pacemaker pulse.
REV. A
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
FEATURES
22-Bit Sigma-Delta ADC
On-Chip Low-Pass Digital Filter
Five Line Serial I/O
Twos Complement Coding
Easy Interface to DSPs and Microcomputers
Software Control of Filter Cutoff
Low Power Operation: 50 mW
APPLICATIONS
Biomedical Data Acquisition
Process Control
High Accuracy Instrumentation
Seismic Systems
5 V Supply
Dynamic Range of 105 dB (146 Hz Input)
Cutoff Programmable from 584 Hz to 36.5 Hz
Linear Phase Response
ECG Machines
EEG Machines
0.003% Integral Nonlinearity
IN
1 in-
There are 22 bits of data corresponding to the analog input.
Two bits contain the channel address and 3 bits are the device
address. Thus, each channel in a 32-channel system would have
a discrete 5-bit address. The device also has a CASCOUT pin
and a CASCIN pin that allow simple networking of multiple
devices.
The on-chip control register is programmed using the SCLK,
SDATA and TFS pins. Three bits of the Control Register set
the digital filter cutoff frequency for the device. Selectable fre-
quencies are 584 Hz, 292 Hz, 146 Hz, 73 Hz and 36.5 Hz. A
further 2 bits appear as outputs D
used for controlling calibration at the front end. The device is
available in a 44-pin PQFP (Plastic Quad Flatpack) and 44-pin
PLCC.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 617/329-4700
A
A
A
A
IN
IN
IN
IN
22-Bit Data Acquisition System
2
1
3
4
AV
MODULATOR
MODULATOR
MODULATOR
MODULATOR
DD
V
ANALOG
ANALOG
ANALOG
ANALOG
REF
AD7716
DV
FUNCTIONAL BLOCK DIAGRAM
DD
AGND
AV
SS
DGND
LOW PASS
LOW PASS
LOW PASS
LOW PASS
DIGITAL
DIGITAL
DIGITAL
DIGITAL
RESET
FILTER
FILTER
FILTER
FILTER
A0 A1 A2
D
OUT
IN
1 D
REGISTER
CONTROL
1 and D
OUTPUT
LOGIC
SHIFT
REGISTER
CONTROL
OUT
CLKIN
GENERATION
1
AD7716
CLOCK
D
OUT
OUT
CLKOUT
Fax: 617/326-8703
2
LC
2 and can be
2
MOS
CASCIN
CASCOUT
MODE
RFS
SDATA
SCLK
DRDY
TFS

Related parts for AD7716BPZ

AD7716BPZ Summary of contents

Page 1

FEATURES 22-Bit Sigma-Delta ADC Dynamic Range of 105 dB (146 Hz Input) 0.003% Integral Nonlinearity On-Chip Low-Pass Digital Filter Cutoff Programmable from 584 Hz to 36.5 Hz Linear Phase Response Five Line Serial I/O Twos Complement Coding Easy Interface ...

Page 2

AD7716–SPECIFICATIONS 5 –5 V 5%; AGND = DGND = Resistance = 750 with AGND at each A Parameter B Version STATIC PERFORMANCE Resolution 22 Integral Linearity Error 0.003 0.006 Gain ...

Page 3

Table I. Typical Usable Dynamic Range, RMS Noise and Filter Settling Time vs. Filter Cutoff Frequency Programmed Cutoff Output Update N Frequency (Hz) Rate (Hz) 0 584 2232 1 292 1116 2 146 558 3 73 279 4 36.5 140 ...

Page 4

AD7716 MASTER MODE TIMING CHARACTERISTICS MHz; Input Levels: Logic Logic CLKIN Limit MIN MAX Parameter (B Version 400 CLKIN ...

Page 5

SLAVE MODE TIMING CHARACTERISTICS MHz; Input Levels: Logic Logic CLKIN Parameter (B Version 400 CLKIN 1/f 23 ...

Page 6

AD7716 1 ABSOLUTE MAXIMUM RATINGS (T = +25 C unless otherwise noted AGND . . . . . . . . . . . . . . . . . . . . . . . . ...

Page 7

Pin Description AV Analog Positive Supply Nominal. This supplies +ve power to the analog modulators must be tied together externally. DV Digital Positive Supply Nominal. This supplies +ve power to the digital filter and ...

Page 8

AD7716 TERMINOLOGY LINEARITY ERROR This is the maximum deviation of any code from a straight line passing through the endpoints of the transfer function. The endpoints of the transfer function are zero scale (not to be con- fused with Bipolar ...

Page 9

GENERAL DESCRIPTION The AD7716 is a 4-channel 22-bit A/D converter with on-chip digital filtering, intended for the measurement of wide dynamic range, low frequency signals such as those representing ECG, EEG, chemical, physical or biological processes. It contains four sigma ...

Page 10

AD7716 relationship between input bandwidth and settling is given in Table I. Because of this settling time, most sigma delta ADCs are unsuitable for high speed multiplexing, where channels are switched and converted sequentially at high rates, as switching between ...

Page 11

Source Resistance If passive attenuators are used in front of the AD7716, care must be taken to ensure that the source impedance is suffi- ciently low. The dc input resistance for the AD7716 is greater than ...

Page 12

AD7716 CONTROL REGISTER DESCRIPTION The 16-bit control register is programmed in two 8-bit bytes; the low byte is programmed first and the high byte second. The loading format is LSB first (DB0 for the Least Significant Byte; DB8 for the ...

Page 13

RESET The AD7716 has a hardware reset which can be used to synchro- nize many devices. When the RESET pin goes low after being high for at least four CLKIN cycles, the modulator sampling points and digital filter starting points ...

Page 14

AD7716 MICROPROCESSOR INTERFACING Interfacing the AD7716 to the ADSP-2100 Family The ADSP-2100 family of microcomputers from Analog De- vices are high speed, high performance digital signal processors. Many members of the family have serial ports (known as SPORTs) which are ...

Page 15

When the AD7716 is programmed for the maximum cutoff fre- quency of 584 Hz, the output data rate is 2.25 kHz. This means that there is 440 s available to read the data and do the necessary number crunching before ...

Page 16

AD7716 Multibandwidth System Some applications may require multiple AD7716’s with differ- ent bandwidths programmed to each device. The best way to accomplish this is shown in Figure 12. The master mode inter- face is used for this example but the ...

Related keywords