AD9221AR-REEL Analog Devices Inc, AD9221AR-REEL Datasheet - Page 10

• Manufacturer Part Number: AD9221AR-REEL
• Description: IC,A/D CONVERTER,SINGLE,12-BIT,CMOS,SOP,28PIN
• Manufacturer: Analog Devices Inc

Specifications of AD9221AR-REEL

• Rohs Status: RoHS non-compliant
• Number Of Bits: 12
• Sampling Rate (per Second): 1.5M
• Data Interface: Parallel
• Number Of Converters: 7
• Power Dissipation (max): 70mW
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 28-SOIC (0.300", 7.50mm Width)
• For Use With: AD9221-EB - BOARD EVAL FOR AD9221

AD9221/AD9223/AD9220
The addition of a differential input structure gives the user an
additional level of flexibility that is not possible with traditional
flash converters. The input stage allows the user to easily config-
ure the inputs for either single-ended operation or differential
operation. The A/D’s input structure allows the dc offset of the
input signal to be varied independently of the input span of the
converter. Specifically, the input to the A/D core is the differ-
ence of the voltages applied at the VINA and VINB input
pins. Therefore, the equation,
defines the output of the differential input stage and provides
the input to the A/D core.
The voltage, V
where VREF is the voltage at the VREF pin.
While an infinite combination of VINA and VINB inputs exist
that satisfy Equation 2, there is an additional limitation placed
on the inputs by the power supply voltages of the AD9221/
AD9223/AD9220. The power supplies bound the valid operat-
ing range for VINA and VINB. The condition,
where AVSS is nominally 0 V and AVDD is nominally 5 V,
defines this requirement. Thus, the range of valid inputs for
VINA and VINB is any combination that satisfies both
Equations 2 and 3.
For additional information showing the relationship between
VINA, VINB, VREF and the digital output of the AD9221/
AD9223/AD9220, see Table IV.
Refer to Table I and Table II at the end of this section for a
summary of both the various analog input and reference con-
figurations.
ANALOG INPUT OPERATION
Figure 5 shows the equivalent analog input of the AD9221/
AD9223/AD9220, which consists of a differential sample-and-
hold amplifier (SHA). The differential input structure of the
SHA is highly flexible, allowing the devices to be easily config-
ured for either a differential or single-ended input. The dc
offset, or common-mode voltage, of the input(s) can be set to
accommodate either single-supply or dual-supply systems. Also,
note that the analog inputs, VINA and VINB, are interchange-
able with the exception that reversing the inputs to the VINA
and VINB pins results in a polarity inversion.
Figure 5. AD9221/AD9223/AD9220 Simplified Input Circuit
V
–VREF V
AVSS
AVSS
CORE
VINB
VINA
=
– .
– .
≤
VINA VINB
0 3
0 3
CORE
CORE
V VINA
V VINB
, must satisfy the condition,
C
C
C
C
<
<
–
PIN
PAR
PIN
PAR
≤
+
–
VREF
Q
Q
S1
S1
<
<
AVDD
AVDD
Q
H1
C
C
+
+
S
S
0 3
0 3
.
.
V
V
C
C
H
H
Q
Q
S2
S2
(1)
(2)
(3)
–10–
The SHA’s optimum distortion performance for a differential or
single-ended input is achieved under the following two conditions:
(1) the common-mode voltage is centered around midsupply
(i.e., AVDD/2 or approximately 2.5 V) and (2) the input signal
voltage span of the SHA is set at its lowest (i.e., 2 V input span).
This is due to the sampling switches, Q
whose R
dency that causes frequency dependent ac distortion while the
SHA is in the track mode. The R
switch is typically lowest at its midsupply but increases symmetri-
cally as the input signal approaches either AVDD or AVSS. A
lower input signal voltage span centered at midsupply reduces
the degree of R
Figure 6 compares the AD9221/AD9223/AD9220’s THD vs.
frequency performance for a 2 V input span with a common-
mode voltage of 1 V and 2.5 V. Note how each A/D with a
common-mode voltage of 1 V exhibits a similar degradation in
THD performance at higher frequencies (i.e., beyond 750 kHz).
Similarly, note how the THD performance at lower frequencies
becomes less sensitive to the common-mode voltage. As the
input frequency approaches dc, the distortion will be dominated
by static nonlinearities such as INL and DNL. It is important to
note that these dc static nonlinearities are independent of any
R
Figure 6. AD9221/AD9223/AD9220 THD vs. Frequency for
V
Due to the high degree of symmetry within the SHA topology, a
significant improvement in distortion performance for differen-
tial input signals with frequencies up to and beyond Nyquist can
be realized. This inherent symmetry provides excellent cancella-
tion of both common-mode distortion and noise. Also, the
required input signal voltage span is reduced by a half, which
further reduces the degree of R
on distortion.
The optimum noise and dc linearity performance for either
differential or single-ended inputs is achieved with the largest
input signal voltage span (i.e., 5 V input span) and matched
input impedance for VINA and VINB. Note that only a slight
degradation in dc linearity performance exists between the 2 V
and 5 V input span as specified in the AD9221/AD9223/
AD9220 DC Specifications.
ON
CM
= 2.5 V and 1.0 V (A
modulation.
–50
–60
–70
–80
–90
ON
0.1
resistance is very low but has some signal depen-
ON
modulation.
IN
= –0.5 dB, Input Span = 2.0 V p-p)
FREQUENCY – MHz
AD9221
AD9223
2.5V
1V
ON
ON
CM
CM
1
modulation and its effects
resistance of a CMOS
AD9223
2.5V
S1
, being CMOS switches
CM
AD9220
1V
AD9220
2.5V
CM
CM
AD9221
1V
CM
REV. E
10