AD9223ARSZ Analog Devices Inc, AD9223ARSZ Datasheet - Page 11
![12-Bit, 1.5/3.0/10 MSPS ADC](/photos/6/60/66033/505-28-ssop_sml.jpg)
AD9223ARSZ
Manufacturer Part Number
AD9223ARSZ
Description
12-Bit, 1.5/3.0/10 MSPS ADC
Manufacturer
Analog Devices Inc
Specifications of AD9223ARSZ
Number Of Bits
12
Sampling Rate (per Second)
3M
Data Interface
Parallel
Number Of Converters
7
Power Dissipation (max)
130mW
Voltage Supply Source
Single Supply
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
28-SSOP (0.200", 5.30mm Width)
Number Of Elements
1
Resolution
12Bit
Architecture
Pipelined
Sample Rate
3MSPS
Input Polarity
Unipolar
Input Type
Voltage
Rated Input Volt
±1/±2.5V
Differential Input
Yes
Power Supply Requirement
Analog and Digital
Single Supply Voltage (typ)
5V
Single Supply Voltage (min)
4.75V
Single Supply Voltage (max)
5.25V
Dual Supply Voltage (typ)
Not RequiredV
Dual Supply Voltage (min)
Not RequiredV
Dual Supply Voltage (max)
Not RequiredV
Power Dissipation
130mW
Differential Linearity Error
±0.75LSB
Integral Nonlinearity Error
±1.25LSB
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
28
Package Type
SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
AD9223-EB - BOARD EVAL FOR AD9223
Lead Free Status / Rohs Status
Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9223ARSZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Referring to Figure 5, the differential SHA is implemented using a
switched-capacitor topology. Therefore, its input impedance
and its subsequent effects on the input drive source should be
understood to maximize the converter’s performance. The com-
bination of the pin capacitance, C
and sampling capacitance, C
When the SHA goes into track mode, the input source must
charge or discharge the voltage stored on C
voltage. This action of charging and discharging C
over a period of time and for a given sampling frequency, f
makes the input impedance appear to have a benign resistive
component. However, if this action is analyzed within a sampling
period (i.e., T = 1/f
fore certain precautions on the input drive source should be
observed.
The resistive component to the input impedance can be com-
puted by calculating the average charge that gets drawn by C
from the input drive source. It can be shown that if C
to fully charge up to the input voltage before switches Q
opened, then the average current into the input is the same as if
there were a resistor of 1/(C
inputs. This means that the input impedance is inversely pro-
portional to the converter’s sample rate. Since C
this resistive component is typically much larger than that of the
drive source (i.e., 25 kΩ at f
If one considers the SHA’s input impedance over a sampling
period, it appears as a dynamic input impedance to the input
drive source. When the SHA goes into the track mode, the input
source should ideally provide the charging current through R
of switch Q
exponential charging means that the most common input source,
an op amp, must exhibit a source impedance that is both low
and resistive up to and beyond the sampling frequency.
The output impedance of an op amp can be modeled with a
series inductor and resistor. When a capacitive load is switched
onto the output of the op amp, the output will momentarily
drop due to its effective output impedance. As the output recov-
ers, ringing may occur. To remedy the situation, a series resistor
can be inserted between the op amp and the SHA input as shown
in Figure 7. The series resistance helps isolate the op amp from
the switched-capacitor load.
Figure 7. Series Resistor Isolates Switched-Capacitor SHA
Input from Op Amp. Matching Resistors Improve SNR
Performance
The optimum size of this resistor is dependent on several factors,
which include the AD9221/AD9223/AD9220 sampling rate, the
selected op amp, and the particular application. In most applica-
tions, a 30 Ω to 50 Ω resistor is sufficient. However, some
REV. E
S1
V
V
CC
EE
in an exponential manner. The requirement of
S
10 F
), the input impedance is dynamic and there-
R
S
0.1 F
S
S
f
= 10 MSPS).
S
S
, is typically less than 16 pF.
) ohms connected between the
PIN
R
S
, parasitic capacitance, C
AD9221/AD9223/
VINA
VINB
VREF
SENSE
REFCOM
AD9220
S
to the new input
S
is only 4 pF,
S
S
, averaged
is allowed
S1
are
PAR
H
ON
S
,
,
–11–
applications may require a larger resistor value to reduce the noise
bandwidth or possibly limit the fault current in an overvoltage
condition. Other applications may require a larger resistor value
as part of an antialiasing filter. In any case, since the THD
performance is dependent on the series resistance and the above
mentioned factors, optimizing this resistor value for a given
application is encouraged.
A slight improvement in SNR performance and dc offset
performance is achieved by matching the input resistance of VINA
and VINB. The degree of improvement is dependent on the
resistor value and the sampling rate. For series resistor values
greater than 100 Ω, the use of a matching resistor is encouraged.
Figure 8 shows a plot for THD performance versus R
the AD9221/AD9223/AD9220 at their respective sampling rate
and Nyquist frequency. The Nyquist frequency typically repre-
sents the worst case scenario for an ADC. In this case, a high
speed, high performance amplifier (AD8047) was used as the
buffer op amp. Although not shown, the AD9221/AD9223/AD9220
exhibits a slight increase in SNR (i.e. 1 dB to 1.5 dB) as the
resistance is increased from 0 kΩ to 2.56 kΩ due to its bandlimiting
effect on wideband noise. Conversely, it exhibits slight decrease
in SNR (i.e., 0.5 dB to 2 dB) if VINA and VINB do not have a
matched input resistance.
Figure 8 shows that a small R
provides the optimum THD performance for the AD9220.
Lower values of R
AD9221 as their lower sampling rates provide a longer transient
recovery period for the AD8047. Note that op amps with lower
bandwidths will typically have a longer transient recovery period
and therefore require a slightly higher value of R
lower sampling rate to achieve the optimum THD performance.
As the value of R
distortion is noted. This is due to its interaction with the SHA’s
parasitic capacitor, C
the resulting R-C time constant is signal dependent and conse-
quently a source of distortion.
The noise or small-signal bandwidth of the AD9221/AD9223/
AD9220 is the same as their full-power bandwidth as shown in
Figure 2. For noise sensitive applications, the excessive bandwidth
may be detrimental and the addition of a series resistor and/or
Figure 8. THD vs. R
Span = 2 V p-p, V
–45
–55
–65
–75
–85
1
SERIES
SERIES
AD9221/AD9223/AD9220
CM
PAR
10
SERIES
increases, a corresponding increase in
= 2.5 V)
, which has a signal dependency. Thus,
are acceptable for the AD9223 and
AD9220
(f
R
SERIES
SERIES
IN
100
= f
–
S
/ 2, A
between 30 Ω and 50 Ω
AD9221
AD9223
IN
1k
= –0.5 dB, Input
SERIES
SERIES
and/or
10k
for