AD9600BCPZ-105 Analog Devices Inc, AD9600BCPZ-105 Datasheet - Page 34

• Manufacturer Part Number: AD9600BCPZ-105
• Description: IC,A/D CONVERTER,DUAL,10-BIT,CMOS,LLCC,64PIN
• Manufacturer: Analog Devices Inc

Specifications of AD9600BCPZ-105

• Number Of Bits: 10
• Sampling Rate (per Second): 105M
• Data Interface: Serial, SPI™
• Number Of Converters: 2
• Power Dissipation (max): 650mW
• Voltage Supply Source: Analog and Digital
• Operating Temperature: -40°C ~ 85°C
• Mounting Type: Surface Mount
• Package / Case: 64-LFCSP
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD9600
the value of the accumulator is reset to the first input sample
signal power, and the accumulation continues with the
subsequent input samples.
Figure 68 illustrates the rms magnitude monitoring logic.
For rms magnitude mode, the value in the signal monitor result
(SMR) register is a 20-bit fixed-point number. The following
equation can be used to determine the rms magnitude in decibels
full scale (dBFS) from the MAG value in the register:
where if the signal monitor period (SMP) is a power of 2, the
second term in the equation becomes 0.
For ms magnitude mode, the value in the SMR is a 20-bit fixed-
point number. The following equation can be used to determine
the ms magnitude in decibels full scale (dBFS) from the MAG
value in the register:
where if the SMP is a power of 2, the second term in the
equation becomes 0.
THRESHOLD CROSSING MODE
In the threshold crossing mode of operation, the magnitude of
the input port signal is monitored over a programmable period
(determined by SMPR) to count the number of times it crosses a
certain programmable threshold value. This mode is set by
programming Logic 1x (where x is a don’t care bit) in the signal
monitor mode bits of the signal monitor control register
(Address 0x112) or by setting the threshold crossing output
enable bit in the signal monitor SPORT control register
(Address 0x111). Before activating this mode, the user needs to
program the 24-bit signal monitor period register (Address 0x113
to Address 0x115) and the 13-bit fine upper threshold register
(Address 0x106 and Address 0x107) for each individual input
port. The same fine upper threshold register is used for both
signal monitoring and gain control (see the ADC Overrange
and Gain Control section).
After entering this mode, the value in the SMPR is loaded
into a monitor period timer and the countdown is started. The
magnitude of the input signal is compared with the previously
programmed fine upper threshold register on each input clock
MEMORY
*THIS IS AN INTERNAL REGISTER. IT IS NOT IN THE REGISTER
PORTS
FROM
FROM
INPUT
MAP AND CANNOT BE ACCESSED BY USERS.
MAP
RMS Magnitude = 20 log
MS Magnitude = 10 log
Figure 68. ADC Input RMS Magnitude Monitoring Block Diagram
PERIOD REGISTER
SIGNAL MONITOR
ACCUMULATOR
CLEAR
LOAD
COUNTER
⎛
⎜
⎝
DOWN
⎛
⎜
⎝
MAG
2
MAG
20
2
20
⎞
⎟
⎠
SIGNAL MONITOR
REGISTER (SMR)*
⎞
⎟
⎠
−
LOAD
−
10
IS COUNT = 1?
HOLDING
10
log
log
⎡
⎢ ⎣
2
⎡
⎢ ⎣
2
ceil
ceil
SMP
[
log
SMP
[
log
MAP/SPORT
2
(
MEMORY
SMP
2
(
SMP
TO
)
]
)
⎤
⎥ ⎦
]
Rev. B | Page 34 of 72
⎤
⎥ ⎦
cycle. If the input signal has a magnitude greater than the value
set in the fine upper threshold register, the value in the internal
count register (not accessible to the user) is incremented by 1.
The initial value of the internal count register is set to 0. The
comparison and incrementing of this value continues until the
monitor period timer reaches a count of 1.
When the monitor period timer reaches a count of 1, the value
in the internal count register is transferred to the signal monitor
holding register (not accessible to the user), which can be read
through the SPI port or output through the SPORT serial port.
The monitor period timer is reloaded with the value in the SMPR,
and the countdown is restarted. The internal count register is
also cleared to a value of 0. Figure 69 illustrates the threshold
crossing logic. The value in the SMR register is the number of
samples that have a magnitude greater than the fine upper
threshold register.
MEMORY
MEMORY
ADDITIONAL CONTROL BITS
For additional flexibility in the signal monitoring process, two
control bits are provided in the signal monitor control register
(Address 0x112). They are the signal monitor enable bit and the
complex power calculation mode enable bit.
Signal Monitor Enable Bit
The signal monitor enable bit, located in Bit 0 of Register 0x112,
enables operation of the signal monitor block. If the signal monitor
function is not needed in a particular application, this bit should
be cleared (default) to conserve power.
Complex Power Calculation Mode Enable Bit
When this bit is set, the part assumes that Channel A is digitizing
the I data and Channel B is digitizing the Q data for a complex
input signal (or vice versa). In this mode, the power reported is
equal to
This result is presented in the signal monitor DC value Channel A
register (Address 0x10D and Address 0x10E) if the signal monitor
mode bits are set to 00. The signal monitor DC value Channel B
register (Address 0x10F and Address 0x110) continues to compute
the Channel B value.
*THIS IS AN INTERNAL REGISTER. IT IS NOT IN THE REGISTER
PORTS
INPUT
FROM
FROM
FROM
MAP AND CANNOT BE ACCESSED BY USERS.
MAP
MAP
I +
THRESHOLD
PERIOD REGISTER
FINE UPPER
SIGNAL MONITOR
2
REGISTER
Figure 69. ADC Input Threshold Crossing Block Diagram
Q
2
A
COMPARE
A > B
B
LOAD
CLEAR
COUNTER
DOWN
COMPARE
A > B
IS COUNT = 1?
SIGNAL MONITOR
REGISTER (SMR)*
LOAD
HOLDING
MAP/SPORT
MEMORY
TO