ADUC814BRU Analog Devices Inc, ADUC814BRU Datasheet - Page 24

• Manufacturer Part Number: ADUC814BRU
• Description: A/D Converter (A-D) IC
• Manufacturer: Analog Devices Inc
• Series: MicroConverter® ADuC8xxr

Specifications of ADUC814BRU

• Peak Reflow Compatible (260 C): No
• No. Of Bits: 12 Bit
• Leaded Process Compatible: No
• Mounting Type: Surface Mount
• No. Of Inputs: 6
• Features: +3V Or +5V Operation
• Package / Case: 28-TSSOP
• Rohs Status: RoHS non-compliant
• Core Processor: 8052
• Core Size: 8-Bit
• Speed: 16.78MHz
• Connectivity: I²C, SPI, UART/USART
• Peripherals: POR, PSM, Temp Sensor, WDT
• Number Of I /o: 17
• Program Memory Size: 8KB (8K x 8)
• Program Memory Type: FLASH
• Eeprom Size: 640 x 8
• Ram Size: 256 x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Data Converters: A/D 6x12b; D/A 2x12b
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 125°C
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant
• For Use With: EVAL-ADUC814QSZ - KIT DEV FOR ADUC814 MICROCONVRTR
• Lead Free Status / RoHS Status: Contains lead / RoHS non-compliant

ADuC814
ADCCON3 (ADC CONTROL SFR 3)
The ADCCON3 register controls the operation of various calibration modes as well as giving an indication of ADC busy status.
SFR Address
SFR Power-On Default
Table 8. ADCCON3 SFR Bit Designations
Bit No.
7
6
5
4
3
2
1
0
BUSY
Name
BUSY
GNCLD
AVGS1
AVGS0
OFCLD
MODCAL
TYPECAL
SCAL
GNCLD
Description
ADC Busy Status Bit.
BUSY is a read-only status bit that is set during a valid ADC conversion or calibration cycle.
Busy is automatically cleared by the core at the end of a conversion or calibration cycle.
Gain Calibration Disable Bit.
This bit enables/disables the gain calibration coefficients from affecting the ADC results.
Set to 0 to enable gain calibration coefficient
Set to 1 to disable gain calibration coefficient.
Number of Averages Selection Bits.
This bit selects the number of ADC readings averaged for each bit decision during a calibration cycle.
AVGS1
Offset Calibration Disable Bit.
This bit enables/disables the offset calibration coefficients from affecting the ADC results.
Set to 0 to enable offset calibration coefficient.
Set to 1 to disable the offset calibration coefficient
Calibration Mode Select Bit.
This bit should be set to 1 for all calibration cycles.
Calibration Type Select Bit.
This bit selects between offset (zero-scale) and gain (full-scale) calibration.
Set to 0 for offset calibration.
Set to 1 for gain calibration.
Start Calibration Cycle Bit.
When set, this bit starts the selected calibration cycle.
It is automatically cleared when the calibration cycle is completed.
0
0
1
1
F5H
00H
AVGS0
0
1
0
1
AVGS1
Number of Averages
15
1
31
63
AVGS0
Rev. A | Page 24 of 72
OFCLD
MODCAL
TYPECAL
SCAL