ADUM3301ARWZ-RL Analog Devices Inc, ADUM3301ARWZ-RL Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUM3301ARWZ-RL
Manufacturer Part Number
ADUM3301ARWZ-RL
Description
IC,Digital Coupler,CMOS,SOP,16PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
iCoupler®r
Datasheet
1.ADUM3300ARWZ.pdf
(20 pages)
Specifications of ADUM3301ARWZ-RL
Inputs - Side 1/side 2
2/1
Number Of Channels
3
Isolation Rating
2500Vrms
Voltage - Supply
2.7 V ~ 5.5 V
Data Rate
1Mbps
Propagation Delay
65ns
Output Type
Logic
Package / Case
16-SOIC (0.300", 7.5mm Width)
Operating Temperature
-40°C ~ 105°C
Operating Temperature (min)
-40C
Operating Temperature Classification
Industrial
Operating Temperature (max)
105C
Package Type
SOIC W
Rad Hardened
No
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADUM3301ARWZ-RL
Manufacturer:
ADI/亚德诺
Quantity:
20 000
ADuM3300/ADuM3301
Parameter
1
2
3
4
5
6
7
8
The supply current values for all four channels are combined when running at identical data rates. Output supply current values are specified with no output load
The minimum pulse width is the shortest pulse width at which the specified pulse width distortion is guaranteed.
The maximum data rate is the fastest data rate at which the specified pulse width distortion is guaranteed.
t
measured from the 50% level of the rising edge of the V
t
Codirectional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of
CM
that can be sustained while maintaining V
magnitude is the range over which the common mode is slewed.
Dynamic supply current is the incremental amount of supply current required for a 1 Mbps increase in signal data rate. See Figure 6 through Figure 8 for information
on per-channel supply current for unloaded and loaded conditions. See the Power Consumption section for guidance on calculating the per-channel supply current
for a given data rate.
present. The supply current associated with an individual channel operating at a given data rate can be calculated as described in the Power Consumption section.
See Figure 6 through Figure 8 for information on per-channel supply current as a function of data rate for unloaded and loaded conditions. See Figure 9 through
Figure 12 for total V
within the recommended operating conditions.
the isolation barrier. Opposing-directional channel-to-channel matching is the absolute value of the difference in propagation delays between any two channels with
inputs on opposing sides of the isolation barrier.
PHL
PSK
ADuM330xBRWZ
ADuM330xCRWZ
For All Models
H
propagation delay is measured from the 50% level of the falling edge of the V
is the magnitude of the worst-case difference in t
Minimum Pulse Width
Maximum Data Rate
Propagation Delay
Pulse Width Distortion, |t
Propagation Delay Skew
Channel-to-Channel Matching,
Channel-to-Channel Matching,
Minimum Pulse Width
Maximum Data Rate
Propagation Delay
Pulse Width Distortion, |t
Propagation Delay Skew
Channel-to-Channel Matching,
Channel-to-Channel Matching,
Output Disable Propagation Delay
Output Enable Propagation Delay
Output Rise/Fall Time (10% to 90%)
Common-Mode Transient Immunity
Common-Mode Transient Immunity
Refresh Rate
Input Dynamic Supply Current per Channel
Output Dynamic Supply Current per Channel
is the maximum common-mode voltage slew rate that can be sustained while maintaining V
Opposing-Directional Channels
Codirectional Channels
Opposing-Directional Channels
at Logic High Output
at Logic Low Output
Change vs. Temperature
Codirectional Channels
Change vs. Temperature
(High/Low-to-High Impedance)
(High Impedance-to-High/Low)
DD1
and V
4
4
DD2
3
3
2
2
7
supply currents as a function of data rate for ADuM3300/ADuM3301 channel configurations.
7
5
5
PLH
PLH
6
6
− t
− t
PHL
PHL
O
< 0.8 V. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges. The transient
|
|
4
4
6
6
PHL
or t
Ix
8
signal to the 50% level of the rising edge of the V
8
PLH
that is measured between units at the same operating temperature, supply voltages, and output load
Symbol
PW
t
PWD
t
t
t
PW
t
PWD
t
t
t
t
t
t
|CM
|CM
f
I
I
DDI (D)
DDO (D)
r
PHL
PSK
PSKCD
PSKOD
PHL
PSK
PSKCD
PSKOD
PHZ
PZH
R
/t
, t
, t
F
, t
, t
H
L
|
|
PLH
PLH
PLH
PZL
Rev. A | Page 4 of 20
Min
10
20
90
18
25
25
Ix
signal to the 50% level of the falling edge of the V
Typ
32
5
8.3
120
27
0.5
3
6
6
2.5
35
35
1.2
0.20
0.05
O
> 0.8 V
Max Unit
100
50
3
15
3
6
11.1
32
2
10
2
5
8
8
DD2
Ox
. CM
signal.
mA/Mbps
mA/Mbps
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
ns
Mbps
ns
ns
ps/°C
ns
ns
ns
ns
ns
ns
kV/μs
kV/μs
Mbps
L
is the maximum common-mode voltage slew rate
Test Conditions
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
C
V
transient magnitude = 800 V
V
transient magnitude = 800 V
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
Ix
Ix
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= 15 pF, CMOS signal levels
= V
= 0 V, V
Ox
DD1
signal. t
or V
CM
= 1000 V,
DD2
PLH
, V
propagation delay is
CM
= 1000 V,