ADUM3401CRWZ-RL Analog Devices Inc, ADUM3401CRWZ-RL Datasheet - Page 20
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUM3401CRWZ-RL
Manufacturer Part Number
ADUM3401CRWZ-RL
Description
IC,Digital Coupler,CMOS,SOP,16PIN,PLASTIC
Manufacturer
Analog Devices Inc
Series
iCoupler®r
Datasheet
1.ADUM3402ARWZ.pdf
(24 pages)
Specifications of ADUM3401CRWZ-RL
Inputs - Side 1/side 2
3/1
Number Of Channels
4
Isolation Rating
2500Vrms
Voltage - Supply
2.7 V ~ 5.5 V
Data Rate
120Mbps
Propagation Delay
27ns
Output Type
Logic
Package / Case
16-SOIC (0.300", 7.5mm Width)
Operating Temperature
-40°C ~ 105°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ADUM3401CRWZ-RL
Manufacturer:
AD
Quantity:
3 940
ADuM3400/ADuM3401/ADuM3402
APPLICATION INFORMATION
PC BOARD LAYOUT
The ADuM340x digital isolator requires no external interface
circuitry for the logic interfaces. Power supply bypassing is
strongly recommended at the input and output supply pins (see
Figure 17). Bypass capacitors are most conveniently connected
between Pin 1 and Pin 2 for V
Pin 16 for V
and 0.1 μF. The total lead length between both ends of the
capacitor and the input power supply pin should not exceed
20 mm. Bypassing between Pin 1 and Pin 8 and between Pin 9
and Pin 16 should also be considered unless the ground pair on
each package side is connected close to the package.
In applications involving high common-mode transients, care
should be taken to ensure that board coupling across the isolation
barrier is minimized. Furthermore, the board layout should be
designed such that any coupling that does occur equally affects
all pins on a given component side. Failure to ensure this could
cause voltage differentials between pins exceeding the Absolute
Maximum Ratings of the device, thereby leading to latch-up or
permanent damage.
SYSTEM-LEVEL ESD CONSIDERATIONS AND
ENHANCEMENTS
System-level ESD reliability (for example, per IEC 61000-4-x) is
highly dependent on system design, which varies widely by
application. The ADuM340x incorporate many enhancements
to make ESD reliability less dependent on system design. The
enhancements include:
• ESD protection cells added to all input/output interfaces.
• Key metal trace resistances reduced using wider geometry
• The SCR effect inherent in CMOS devices minimized by use
• Areas of high electric field concentration eliminated using
• Supply pin overvoltage prevented with larger ESD clamps
and paralleling of lines with vias.
of guarding and isolation technique between PMOS and
NMOS devices.
45° corners on metal traces.
between each supply pin and its respective ground.
V
V
GND
GND
V
IC/OC
ID/OD
Figure 17. Recommended Printed Circuit Board Layout
DD1
V
V
V
E1
IA
IB
1
1
DD2
. The capacitor value should be between 0.01 μF
DD1
and between Pin 15 and
V
GND
V
V
V
V
V
GND
DD2
OA
OB
OC/IC
OD/ID
E2
2
2
Rev. A | Page 20 of 24
While the ADuM340x improve system-level ESD reliability,
they are no substitute for a robust system-level design. See the
AN-793
iCoupler Isolation Products for detailed recommendations on
board layout and system-level design.
PROPAGATION DELAY-RELATED PARAMETERS
Propagation delay is a parameter that describes the time it takes
a logic signal to propagate through a component. The propagation
delay to a logic low output can differ from the propagation
delay to a logic high.
Pulse width distortion is the maximum difference between
these two propagation delay values and is an indication of how
accurately the input signal’s timing is preserved.
Channel-to-channel matching refers to the maximum amount
the propagation delay differs between channels within a single
ADuM340x component.
Propagation delay skew refers to the maximum amount the
propagation delay differs between multiple ADuM340x
components operating under the same conditions.
DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY
Positive and negative logic transitions at the isolator input cause
narrow (~1 ns) pulses to be sent to the decoder via the transformer.
The decoder is bistable and is, therefore, either set or reset by
the pulses, indicating input logic transitions. In the absence of
logic transitions at the input for more than ~1 μs, a periodic set
of refresh pulses indicative of the correct input state are sent to
ensure dc correctness at the output. If the decoder receives no
internal pulses of more than about 5 μs, the input side is
assumed to be unpowered or nonfunctional, in which case the
isolator output is forced to a default state (see Table 11) by the
watchdog timer circuit.
The limitation on the magnetic field immunity of the ADuM340x
is set by the condition in which induced voltage in the receiving
coil of the transformer is sufficiently large to either falsely set or
reset the decoder. The following analysis defines the conditions
under which this can occur. The 3 V operating condition of the
ADuM340x is examined because it represents the most
susceptible mode of operation.
INPUT (V
OUTPUT (V
Ix
)
application note, ESD/Latch-Up Considerations with
Ox
)
Figure 18. Propagation Delay Parameters
t
PLH
t
PHL
50%
50%