ADUM4400BRWZ-RL Analog Devices Inc, ADUM4400BRWZ-RL Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUM4400BRWZ-RL
Manufacturer Part Number
ADUM4400BRWZ-RL
Description
Quad-Ch 5kV Enhanced ESD Dig Isolator
Manufacturer
Analog Devices Inc
Series
iCoupler®r
Datasheet
1.ADUM4400ARWZ.pdf
(20 pages)
Specifications of ADUM4400BRWZ-RL
Inputs - Side 1/side 2
3/1
Number Of Channels
4
Isolation Rating
5000Vrms
Voltage - Supply
2.7 V ~ 5.5 V
Data Rate
10Mbps
Propagation Delay
32ns
Output Type
Logic
Package / Case
16-SOIC (0.300", 7.5mm Width)
Operating Temperature
-40°C ~ 105°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
All typical specifications are at T
recommended operation range: 4.5 V ≤ V
specifications are tested with C
Table 7.
7 Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
Parameter
SWITCHING SPECIFICATIONS
Table 8.
Parameter
SUPPLY CURRENT
Table 9. For All Models
Parameter
DC SPECIFICATIONS
AC SPECIFICATIONS
1
|CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V
rising and falling common-mode voltage edges.
ELECTRICAL CHARACTERISTICS—MIXED 5 V/3 V OPERATION
Data Rate
Propagation Delay
Pulse Width Distortion
Pulse Width
Propagation Delay Skew
ADuM4400
ADuM4401
ADuM4402
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltage
Input Current per Channel
Supply Current per Channel
Output Rise/Fall Time
Common-Mode Transient Immunity
Output Disable Propagation Delay
Output Enable Propagation Delay
Refresh Rate
Change vs. Temperature
Channel Matching
Quiescent Input Supply Current
Quiescent Output Supply Current
Dynamic Input Supply Current
Dynamic Output Supply Current
Codirectional
Opposing-Direction
Symbol
I
I
I
I
I
I
DD1
DD2
DD1
DD2
DD1
DD2
Symbol
t
PWD
PW
t
t
t
L
PHL
PSK
PSKCD
PSKOD
= 15 pF and CMOS signal levels, unless otherwise noted.
A
Min
, t
= 25°C, V
1 Mbps—A, B, C Grades
PLH
1
Min
50
1000
DD1
Typ
2.9
0.7
2.5
0.9
2.0
1.2
DD1
≤ 5.5 V, 2.7 V ≤ V
Symbol
V
V
V
I
I
I
I
I
t
|CM|
t
t
f
I
DDI(Q)
DDO(Q)
DDI(D)
DDO(D)
r
R
PHZ
PZH
IH
IL
OH
A Grade
/t
= 5 V, V
F
,t
,t
Typ
70
11
PLH
PZL
Max
3.5
1.2
3.2
1.5
2.8
1.7
DD2
Max
1
50
40
50
50
50
Min
2.0
V
V
−10
25
DDx
DDx
= 3.0 V. Minimum/maximum specifications apply over the entire
− 0.4
− 0.1
Rev. 0 | Page 5 of 20
Min
10 Mbps—B, C Grades
DD2
Min
15
100
≤ 3.6 V, and −40°C ≤ T
B Grade
Typ
35
5
Typ
9.0
1.8
7.4
2.5
6.0
3.3
Typ
3.0
2.8
+0.01
0.57
0.29
0.20
0.03
3
35
6
6
1.2
Max
10
50
3
22
3
6
Max
11.6
2.3
10.6
3.3
7.5
4.4
O
Max
0.8
+10
0.83
0.27
8
8
> 0.8 V
Min
20
ADuM4400/ADuM4401/ADuM4402
DD
C Grade
Min
. The common-mode voltage slew rates apply to both
A
90 Mbps—C Grade
Unit
V
V
V
V
μA
mA
mA
mA/Mbps
mA/Mbps
ns
kV/μs
ns
ns
Mbps
≤ 105°C, unless otherwise noted. Switching
Typ
30
0.5
3
8.3
Typ
72
11
59
17
46
24
14
Max
90
40
2
11.1
2
5
Max
100
15
82
24
62
39
ns
ps/°C
ns
Unit
Mbps
ns
ns
ns
ns
Test Conditions
I
I
0 V ≤ V
10% to 90%
V
transient magnitude = 800 V
High/low-to-high impedance
High impedance-to-high/low
Ox
Ox
Ix
= −20 μA, V
= −4 mA, V
= V
DDx
I x
Unit
mA
mA
mA
mA
mA
mA
≤ V
Test Conditions
Within PWD limit
50% input to 50% output
|t
Within PWD limit
Between any two units
, V
PLH
CM
DDx
− t
= 1000 V,
Ix
Ix
= V
Test Conditions
= V
PHL
|
IxH
IxH