ADUM4401BRWZ-RL Analog Devices Inc, ADUM4401BRWZ-RL Datasheet - Page 4
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
ADUM4401BRWZ-RL
Manufacturer Part Number
ADUM4401BRWZ-RL
Description
Quad-Ch 5kV Enhanced ESD Dig Isolator
Manufacturer
Analog Devices Inc
Series
iCoupler®r
Datasheet
1.ADUM4400ARWZ.pdf
(20 pages)
Specifications of ADUM4401BRWZ-RL
Inputs - Side 1/side 2
3/1
Number Of Channels
4
Isolation Rating
5000Vrms
Voltage - Supply
2.7 V ~ 5.5 V
Data Rate
10Mbps
Propagation Delay
32ns
Output Type
Logic
Package / Case
16-SOIC (0.300", 7.5mm Width)
Operating Temperature
-40°C ~ 105°C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
7 Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier. Opposing-directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposing sides of the isolation barrier.
Table 6. For All Models
ADuM4400/ADuM4401/ADuM4402
ELECTRICAL CHARACTERISTICS—3 V OPERATION
All typical specifications are at T
operation range: 2.7 V ≤ V
tested with C
Table 4.
Parameter
SWITCHING SPECIFICATIONS
Table 5.
Parameter
SUPPLY CURRENT
Parameter
DC SPECIFICATIONS
AC SPECIFICATIONS
1
|CM| is the maximum common-mode voltage slew rate that can be sustained while maintaining V
rising and falling common-mode voltage edges.
Data Rate
Propagation Delay
Pulse Width Distortion
Pulse Width
Propagation Delay Skew
ADuM4400
ADuM4401
ADuM4402
Logic High Input Threshold
Logic Low Input Threshold
Logic High Output Voltage
Input Current per Channel
Supply Current per Channel
Output Rise/Fall Time
Common-Mode Transient Immunity
Output Disable Propagation Delay
Output Enable Propagation Delay
Refresh Rate
Change vs. Temperature
Channel Matching
Quiescent Input Supply Current
Quiescent Output Supply Current
Dynamic Input Supply Current
Dynamic Output Supply Current
Codirectional
Opposing-Direction
L
= 15 pF and CMOS signal levels, unless otherwise noted.
Symbol
I
I
I
I
I
I
DD1
DD2
DD1
DD2
DD1
DD2
DD1
≤ 3.6 V, 2.7 V ≤ V
Symbol
t
PWD
PW
t
t
t
PHL
PSK
PSKCD
PSKOD
A
, t
Min
= 25°C, V
1 Mbps—A, B, C Grades
PLH
1
Min
50
1000
Typ
1.6
0.7
1.4
0.9
1.2
1.2
DD1
Symbol
V
V
I
I
I
|CM|
t
t
V
I
I
t
f
I
DDI(Q)
DDO(Q)
DDI(D)
DDO(D)
R
PHZ
PZH
r
IH
IL
OH
A Grade
/t
= V
DD2
F
,t
,t
Typ
75
11
PLH
PZL
DD2
≤ 3.6 V, and −40°C ≤ T
Max
2.1
1.2
1.9
1.5
1.7
1.7
= 3.0 V. Minimum/maximum specifications apply over the entire recommended
Max
1
100
40
50
50
50
Min
1.6
V
V
−10
25
DDx
DDx
− 0.4
− 0.1
Rev. 0 | Page 4 of 20
Min
10 Mbps—B, C Grades
Min
20
100
B Grade
Typ
38
5
Typ
4.8
1.8
0.1
2.5
3.3
3.3
Typ
3.0
2.8
+0.01
0.31
0.19
0.10
0.03
3
35
6
6
1.2
A
≤ 105°C, unless otherwise noted. Switching specifications are
Max
10
50
3
22
3
6
Max
7.1
2.3
5.6
3.3
4.4
4.4
O
Max
0.4
+10
0.49
0.27
8
8
> 0.8 V
Min
20
DD
C Grade
Min
90 Mbps—C Grade
. The common-mode voltage slew rates apply to both
Unit
V
V
V
V
μA
mA
ns
kV/μs
ns
ns
mA
mA/Mbps
mA/Mbps
Mbps
Typ
34
0.5
3
8.3
Typ
37
11
31
17
24
24
Max
90
45
2
11.1
16
2
5
Max
54
15
44
24
39
39
Unit
Mbps
ns
ns
ps/°C
ns
ns
ns
ns
Test Conditions
I
I
0 V ≤ V
10% to 90%
V
transient magnitude = 800 V
High/low-to-high impedance
High impedance-to-high/low
Ox
Ox
Ix
= −20 μA, V
= −4 mA, V
= V
DDx
I x
Unit
mA
mA
mA
mA
mA
mA
≤ V
Test Conditions
Within PWD limit
50% input to 50% output
|t
Within PWD limit
Between any two units
, V
PLH
CM
DDx
− t
= 1000 V,
Ix
Ix
= V
Test Conditions
PHL
= V
|
IxH
IxH