CS4207-DNZ Cirrus Logic Inc, CS4207-DNZ Datasheet - Page 24
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS4207-DNZ
Manufacturer Part Number
CS4207-DNZ
Description
IC Low Pwr,4/6 HD Aud Codec W/HP Amp
Manufacturer
Cirrus Logic Inc
Type
Audio Codecr
Datasheet
1.CS4207-DNZ.pdf
(144 pages)
Specifications of CS4207-DNZ
Resolution (bits)
24 b
Number Of Adcs / Dacs
2 / 3
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
105 / 110
Voltage - Supply, Analog
2.97 V ~ 5.25 V
Voltage - Supply, Digital
2.97 V ~ 5.25 V
Operating Temperature
-40°C ~ 105°C
Mounting Type
Surface Mount
Package / Case
48-QFN
Package
48WQFN
Number Of Channels Per Chip
16
Adc/dac Resolution
24 Bit
Gain Control
Programmable
Number Of Dacs
3
Number Of Dac Outputs
2
Operating Supply Voltage
1.8|3.3|5 V
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
598-1798
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CS4207-DNZ
Manufacturer:
CIRRUS
Quantity:
8
Company:
Part Number:
CS4207-DNZ
Manufacturer:
CIRRUS
Quantity:
2 011
24
4. CODEC RESET AND INITIALIZATION
4.1
4.2
4.3
Link Reset
A Link Reset is a system controller generated assertion of the HD Audio Bus RESET signal. A Link reset
will cause some of the HD Audio bus interface logic to be initialized. Following a Link Reset, the CS4207
will perform the Codec Initialization request sequence. Many of the codec settings will remain unchanged
following a Link Reset. See
tails.
When the codec has detected a Link Reset condition, all converter widgets and pin widgets will transition to
a low power operating mode, if previously in D0. The actual power states reported will remain unchanged,
i.e. if in D0 or D3 prior to Link Reset, the widget stays in D0 or D3. If enabled, presence detection will con-
tinue to sense any impedance changes and issue a power state change request to the Link prior to asserting
an Unsolicited Response.
Function Group Reset
Because the CS4207 supports the Extended Power State Support (EPSS), a single occurrence of the Func-
tion Group Reset command will NOT cause the Audio Function unit and all associated widgets to initialize
to the power-on reset values (as described in the HD Audio Specification, Rev. 1.0). When the CS4207 re-
ceives a single Function Group Reset verb, the codec will issue a response to the verb to acknowledge re-
ceipt, and reset each input/output converter widget’s Stream Number and Lowest Channel Number to the
default (0h). No other settings are modified. See
page 28
The CS4207 will respond to the newly created “Double Function Group Reset” (as defined in HDA015-B,
March 1, 2007) and will reset most of the register settings to their power on defaults. This “Double Function
Group Reset” will not affect the HD Audio bus interface logic or the unique codec physical address, which
must be reset with the link RESET signal. Therefore, the codec will not initiate a Codec Initialization se-
quence on the link. In addition, the Configuration Default settings will not be reset with a “Double Function
Group Reset”.
This new reset condition is created by sending two Function Group resets back to back. The “Double Func-
tion Group Reset” is defined as two (2) Function Group Reset verbs received without any other intervening
verbs. The Function Group Reset verbs are not required to be received in sequential frames, but there must
not be any other verbs received in frames between the receipt of the Function Group Reset verbs. There
are no implied time outs between the time the first Function Group Reset is received and the second Func-
tion Group Reset verb.
Codec Initialization
Immediately following the completion of a Link Reset sequence, the CS4207 will initiate a codec initialization
sequence. The purpose of this initialization sequence is to acquire a unique address by which the codec
can thereafter be referenced with Commands on the SDO signal. During this sequence, the Controller pro-
vides the codec with a unique address using its attached SDI signal.
If the CS4207 codec is in a low power D3 state and enabled to support a presence detect event, it will retain
its unique address while in that low power state. If RESET is de-asserted high, and BITCLK and SYNC are
running at the time of a presence detect event, the codec will signal an unsolicited response.
When put into the D3 low power state and enabled to support a presence detect event, with the link in the
reset state (RESET is asserted low), the CS4207 will post the occurrence of a wake event and request a
power state change by signaling a power state change request and initialization request. It will reestablish
the connection with the controller by performing a “Codec Initialization request”.
for more details.
“Register Settings Across Reset Conditions” section on page 28
“Register Settings Across Reset Conditions” section on
for more de-
CS4207
DS880F1