CS42L52-DNZR Cirrus Logic Inc, CS42L52-DNZR Datasheet - Page 30
![IC,Soundcard Circuits,LLCC,40PIN,PLASTIC](/photos/6/80/68051/mfg_cs42l52_series_sml.jpg)
CS42L52-DNZR
Manufacturer Part Number
CS42L52-DNZR
Description
IC,Soundcard Circuits,LLCC,40PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Type
Stereo Audior
Datasheet
1.CS42L52-CNZ.pdf
(82 pages)
Specifications of CS42L52-DNZR
Data Interface
Serial
Resolution (bits)
24 b
Number Of Adcs / Dacs
1 / 1
Sigma Delta
Yes
Dynamic Range, Adcs / Dacs (db) Typ
99 / 98
Voltage - Supply, Analog
1.65 V ~ 2.63 V
Voltage - Supply, Digital
1.65 V ~ 2.63 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
40-QFN
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
598-1580 - REFERENCE DESIGN FOR CS42L52598-1508 - BOARD EVAL FOR 42LDB1 CODEC598-1505 - BOARD EVAL FOR CS42L52 CODEC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
30
4.3.1
Referenced Control
PWM Control
SPKxMUTE .........................
MUTE50/50 .........................
SPKMONO ..........................
SPKxVOL[7:0] .....................
SPKSWAP...........................
SPKB=A ..............................
BATTCMP ...........................
VPREF[3:0] .........................
VPLVL[7:0] ..........................
PDN_SPKx[1:0]...................
SPKxSHRT..........................
Referenced Control
Analog Output
HPxMUTE ...........................
HPxVOL[7:0] .......................
PDN_HPx[1:0] .....................
HPGAIN[2:0]........................
PASSTHRUx .......................
PASSxMUTE .......................
PASSxVOL[7:0] ...................
CHGFREQ ..........................
from DSP
Engine
SPKAMUTE
SPKBMUTE
MUTE50/50
SPKMONO
SPKSWAP
SPKB=A
SPKAVOL[7:0]
SPKBVOL[7:0]
+0dB/-102dB
0.5dB steps
Beep Generator
The Beep Generator generates audio frequencies across approximately two octave major scales. It offers
three modes of operation: Continuous, multiple, and single (one-shot) beeps. Sixteen on and eight off
times are available.
Note:
iter function is used, it may be required to set the beep volume sufficiently below the threshold to prevent
the peak detect from triggering. Since the master volume control, MSTxVOL[7:0], will affect the beep vol-
ume, DAC volume may alternatively be controlled using the PMIXxVOL[6:0] bits.
Figure 11. PWM Output Stage
VOL
Compensation
The Beep is generated before the limiter and may affect desired limiting performance. If the lim-
Modulator
BATTCMP
VPREF[3:0]
VPLVL[7:0]
Battery
PDN_SPKA[1:0]
PDN_SPKB[1:0]
PWM
Register Location
“Speaker Mute” on page 54
“Speaker Mute 50/50 Control” on page 54
“Speaker MONO Control” on page 54
“Speaker Volume Control” on page 64
“Speaker Channel Swap” on page 54
“Speaker Volume Setting B=A” on page 54
“Battery Compensation” on page 71
“VP Reference” on page 72
“VP Voltage Level (Read Only)” on page 72
“Speaker Power Control” on page 44
“Speaker Current Load Status (Read Only)” on page 72
Register Location
“Headphone Mute” on page 54
“Headphone Volume Control” on page 63
“Headphone Power Control” on page 44
“Headphone Analog Gain” on page 51
“Passthrough Analog” on page 52
“Passthrough Mute” on page 52
“Passthrough x Volume” on page 57
“Charge Pump Frequency” on page 73
Gate
Drive
SPKASHRT
SPKBSHRT
Circuit
Short
Speaker
Outputs
+
+
-
-
A
B
5/13/08
from DSP
Engine
Analog Passthru
from PGA
Figure 12. Analog Output Stage
HPAMUTE
HPBMUTE
HPA_VOL[7:0]
HPB_VOL[7:0]
+0dB/-102dB
0.5dB steps
VOL
PASSAMUTE
PASSBMUTE
PASSAVOL[7:0]
PASSBVOL[70]
+12dB/-60dB
(uses PGA)
0.5dB steps
VOL
DAC
PASSTHRUA
PASSTHRUB
CHGFREQ[3:0]
PDN_HPA[1:0]
PDN_HPB[1:0]
Charge
Pump
HPGAIN[2:0]
CS42L52
DS680F1
HP/Line
Outputs
B
A