CS5531-ASZR Cirrus Logic Inc, CS5531-ASZR Datasheet - Page 27
![no-image](/images/manufacturer_photos/0/1/141/cirrus_logic_inc_sml.jpg)
CS5531-ASZR
Manufacturer Part Number
CS5531-ASZR
Description
IC,Data Acquisition Signal Conditioner,2-CHANNEL,16-BIT,CMOS,SSOP,20PIN,PLASTIC
Manufacturer
Cirrus Logic Inc
Datasheet
1.CS5531-ASZ.pdf
(50 pages)
Specifications of CS5531-ASZR
Number Of Bits
16
Sampling Rate (per Second)
3.84k
Data Interface
Serial
Number Of Converters
1
Power Dissipation (max)
45mW
Voltage Supply Source
Analog and Digital, Dual ±
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
20-SSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
2.4. Setting up the CSRs for a Measurement
The CS5531/32/33/34 have four channel-setup reg-
isters (CSRs). Each CSR contains two 16-bit Setups
which are programmed by the user to contain data
conversion information such as: 1) which physical
channel will be converted, 2) at what gain will the
channel be converted, 3) at what word rate will the
channel be converted, 4) will the output conversion
be unipolar or bipolar, 5) what will be the state of the
output latch during the conversion, 6) will the con-
verter delay the start of a conversion to allow time
for the output latch to settle before the conversion is
begun, and 7) will the open circuit detect current
source be activated for that Setup. In addition, when
the OGS bit in the Configuration Register is set, the
Setup selects which set of offset and gain registers to
use when performing conversions or calibrations.
Note that a particular physical input channel can be
DS289F5
Filter Rate Select, FRS[19]
NU (Not Used)[18:0]
0
1
0
Use the default output word rates.
Scale all output word rates and their corresponding filter characteristics by a factor of 5/6.
Must always be logic 0. Reserved for future upgrades.
represented in more than one Setup with different
output rates, gain ranges, etc. (i.e. each Setup is in-
dependently defined). Refer to section 2.4.1 for
more details about the Channel Setup Registers.
Each 32-bit CSR is individually accessible and
contains two 16-bit Setups. As an example, to con-
figure Setup 1 in the CS5531/32/33/34 with the
write individual channel-setup register command
(0x05 hexadecimal), bits 31 to 16 of CSR 1 con-
tains the information for Setup 1 and bits 15 to 0
contain the information for Setup 2. Note that while
reading/writing CSRs, two Setups are accessed in
pairs as a single 32-bit CSR register. Even if one of
the Setups isn’t used, it must be written to or read.
Examples detailing the power of the CSRs are pro-
vided in section 2.6.3.
CS5531/32/33/34-AS
27