CY7C4211V-15AXI Cypress Semiconductor Corp, CY7C4211V-15AXI Datasheet - Page 7
![IC,FIFO,512X9,SYNCHRONOUS,CMOS,TQFP,32PIN,PLASTIC](/photos/28/16/281696/32-tqfp_sml.jpg)
CY7C4211V-15AXI
Manufacturer Part Number
CY7C4211V-15AXI
Description
IC,FIFO,512X9,SYNCHRONOUS,CMOS,TQFP,32PIN,PLASTIC
Manufacturer
Cypress Semiconductor Corp
Series
CY7Cr
Datasheet
1.CY7C4211V-15AI.pdf
(19 pages)
Specifications of CY7C4211V-15AXI
Function
Synchronous
Memory Size
4.6K (512 x 9)
Data Rate
100MHz
Access Time
10ns
Voltage - Supply
3.3V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY7C4211V-15AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
WRITE ENABLE 1 (WEN1)
Width Expansion Configuration
Word width may be increased simply by connecting the corre-
sponding input control signals of multiple devices. A composite
flag should be created for each of the end-point status flags (EF
and FF). The partial status flags (PAE and PAF) can be detected
from any one device.
by using two CY7C42X1Vs. Any word width can be attained by
adding additional CY7C42X1Vs.
When the CY7C42X1V is in a width expansion configuration, the
Read Enable (REN2) control input can be grounded (see
Figure
(WEN2/LD) pin is set to LOW at Reset so that the pin operates
as a control to load and read the programmable flag offsets.
Document #: 38-06010 Rev. *E
PROGRAMMABLE (PAF)
WRITE ENABLE 2/LOAD
DATA IN (D)
WRITE CLOCK (WCLK)
3). In this configuration, the Write Enable 2/Load
FULL FLAG (FF) # 1
FULL FLAG (FF) # 2
(WEN2/LD)
18
Figure 3
9
Figure 3. Block Diagram of 256 x 9, 512 x 9 Low-Voltage Synchronous FIFO
Read Enable 2 (REN2)
demonstrates a 18-bit word width
FF
RESET (RS)
CY7C42X1V
Memory Used in a Width-Expansion Configuration
EF
9
9
Read Enable 2 (REN2)
Flag Operation
The CY7C42X1 devices provide four flag pins to indicate the
condition of the FIFO contents. Empty, Full, PAE, and PAF are
synchronous.
Full Flag
The Full Flag (FF) will go LOW when device is full. Write opera-
tions are inhibited whenever FF is LOW regardless of the state
of WEN1 and WEN2/LD. FF is synchronized to WCLK, i.e., it is
exclusively updated by each rising edge of WCLK.
Empty Flag
The Empty Flag (EF) will go LOW when the device is empty.
Read operations are inhibited whenever EF is LOW, regardless
of the state of REN1 and REN2. EF is synchronized to RCLK,
i.e., it is exclusively updated by each rising edge of RCLK.
FF
RESET (RS)
CY7C42X1V
EF
EMPTY FLAG (EF) #1
EMPTY FLAG (EF) #2
READ CLOCK (RCLK)
READ ENABLE 1 (REN1)
OUTPUT ENABLE (OE)
PROGRAMMABLE (PAE)
9
DATA OUT (Q)
CY7C4201V/4211V
18
Page 7 of 19
[+] Feedback