EVAL-AD5262EBZ Analog Devices Inc, EVAL-AD5262EBZ Datasheet
![no-image](/images/manufacturer_photos/0/0/57/analog_devices_inc_sml.jpg)
EVAL-AD5262EBZ
Specifications of EVAL-AD5262EBZ
Related parts for EVAL-AD5262EBZ
EVAL-AD5262EBZ Summary of contents
Page 1
FEATURES 256 positions AD5260: 1 channel AD5262: 2 channels (independently programmable) Potentiometer replacement 20 kΩ, 50 kΩ, 200 kΩ Low temperature coefficient: 35 ppm/°C 4-wire, SPI-compatible serial data input single-supply; ±5.5 V dual-supply operation Power ...
Page 2
AD5260/AD5262 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Functional Block Diagrams............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 Electrical Characteristics—20 kΩ, 50 kΩ, 200 kΩ Versions .. 3 Timing Diagrams.......................................................................... 5 Absolute Maximum Ratings............................................................ 6 ...
Page 3
SPECIFICATIONS ELECTRICAL CHARACTERISTICS—20 kΩ, 50 kΩ, 200 kΩ VERSIONS The AD5260/AD5262 contain 1968 transistors. Die size: 89 mil × 105 mil (9345 sq ...
Page 4
AD5260/AD5262 Parameter 6, 10 DYNAMIC CHARACTERISTICS Bandwidth –3 dB Total Harmonic Distortion V Settling Time W 11 Crosstalk Analog Crosstalk Resistor Noise Voltage 6, 12 INTERFACE TIMING CHARACTERISTICS Clock Frequency Input Clock Pulse Width Data Setup Time Data Hold Time ...
Page 5
TIMING DIAGRAMS Table 2. AD5260 8-Bit Serial Data Word Format B7 (MSB Table 3. AD5262 9-Bit Serial Data Word Format ADDR B8 B7 (MSB SDI CLK CS ...
Page 6
AD5260/AD5262 ABSOLUTE MAXIMUM RATINGS T =25°C, unless otherwise noted. A Table 4. Parameter V to GND GND GND GND ...
Page 7
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS Table 5. AD5260 Pin Function Descriptions Pin No. Mnemonic Description Terminal Wiper Terminal Terminal Positive Power Supply. Specified for operation at both ...
Page 8
AD5260/AD5262 Table 6. AD5262 Pin Function Descriptions Pin No. Mnemonic Description 1 SDO Serial Data Output. Open-drain transistor requires a pull-up resistor Terminal RDAC Wiper RDAC 1, Address ...
Page 9
TYPICAL PERFORMANCE CHARACTERISTICS 0.8 0.7 0.6 0.5 0.4 0.3 0.2 +12V ±5V 0.1 0 –0.1 –0 128 160 CODE (Decimal) Figure 9. R-INL vs. Code vs. Supply Voltages 0.10 0.05 0 –0.05 –0.10 –0.15 +5V ±5V ...
Page 10
AD5260/AD5262 1.0 AVG + 3σ 0.5 AVG AVG – 3σ 0 –0.5 –1 – ( Figure 15. INL vs. Supply Voltages 2.0 1.5 AVG + 3σ 1.0 AVG 0.5 AVG – 3σ ...
Page 11
+15/ 26.5 26 ± 25.5 25.0 24.5 –40 – TEMPERATURE (°C) Figure 21. I vs. Temperature LOGIC 1000 5V/ ...
Page 12
AD5260/AD5262 25°C CODE = 0xFF A 0 0x80 –6 0x40 –12 0x20 –18 0x10 –24 0x08 –30 0x04 –36 0x02 –42 0x01 –48 –54 1k 10k FREQUENCY (Hz) Figure 27. Gain vs. Frequency vs. Code ...
Page 13
Figure 33. Large Signal Settling Time 10mV/DIV 40ns/DIV Figure 34. Digital Feedthrough vs. Time 100 OPEN 25° 20kΩ 50kΩ AB 0.1 ...
Page 14
AD5260/AD5262 TEST CIRCUITS Figure 38 to Figure 46 define the test conditions used in Table DUT DD 1LSB = V+/ Figure 38. Potentiometer Divider Nonlinearity Error (INL, DNL ...
Page 15
... Stand- ard logic families work well. If mechanical switches are used for product evaluation, they should be debounced by a flip-flop or other suitable means. Figure 47 shows more detail of the inter- nal digital circuitry. When CS is low, the clock loads data into the serial input register on each positive clock edge (see Table 8 ...
Page 16
AD5260/AD5262 AD5260/AD5262 CS ADDR DECODE CLK SERIAL REGISTER SDI Figure 48. Equivalent Input Control Logic The target RDAC latch is loaded with the last eight bits of the serial data word completing one RDAC update. For the AD5262, two separate ...
Page 17
B terminal contact. The 8-bit data in the RDAC latch is decoded to select one of the 256 possible settings. Assuming a 20 kΩ part is used, the wiper’s first connection starts at ...
Page 18
AD5260/AD5262 LAYOUT AND POWER SUPPLY BYPASSING It is good practice to employ a compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low ...
Page 19
APPLICATIONS INFORMATION BIPOLAR OPERATION FROM DUAL SUPPLIES The AD5260/AD5262 can be operated from dual supplies enabling control of ground referenced ac signals or bipolar operation. The ac signal, as high directly across Terminal A ...
Page 20
AD5260/AD5262 BIPOLAR PROGRAMMABLE GAIN AMPLIFIER For applications that require bipolar gain, Figure 62 shows one implementation. Digital Potentiometer U1 sets the adjustment range. The wiper voltage at W2 can therefore be programmed between V and − given U2 ...
Page 21
REF191 (2.048V + V ) SLEEP L 6 OUTPUT AD5260 GND 1µ +5V U2 OP1177 –2.048 –5V Figure 64. Programmable 4-to-20 mA Current Source ...
Page 22
AD5260/AD5262 ate state occurs that may not be acceptable for certain applications result, different devices can also be used in daisy-chaine mode so that par ts can be programmed to the same setting simultaneously. FREQUENCY ADJUSTMENT C' 2.2nF ...
Page 23
OUTLINE DIMENSIONS 4.50 4.40 4.30 PIN 1 1.05 1.00 0.80 0.15 0.05 COPLANARITY 0.10 0.15 0.05 5.10 5.00 4. 6.40 BSC 1 7 0.65 BSC 1.20 0.20 MAX 0.09 8° SEATING 0° 0.30 PLANE 0.19 COMPLIANT TO JEDEC ...
Page 24
... AD5262BRUZ50 50 AD5262BRUZ50-RL7 50 AD5262BRUZ200 200 AD5262BRUZ200-RL7 200 EVAL-AD5262EBZ RoHS Compliant Part. ©2002–2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Temperature Package Description −40°C to +85°C 14-Lead TSSOP −40°C to +85°C 14-Lead TSSOP − ...