EVAL-AD7923CBZ Analog Devices Inc, EVAL-AD7923CBZ Datasheet - Page 10

• Manufacturer Part Number: EVAL-AD7923CBZ
• Description: Evaluation Control Board.
• Manufacturer: Analog Devices Inc

Specifications of EVAL-AD7923CBZ

• Number Of Adc's: 1
• Number Of Bits: 12
• Sampling Rate (per Second): 200k
• Data Interface: Serial
• Inputs Per Adc: 4 Single Ended
• Input Range: 0 ~ 2.5 V
• Power (typ) @ Conditions: 7.5mW @ 200kSPS, 5 V
• Voltage Supply Source: Single Supply
• Operating Temperature: -40°C ~ 125°C
• Utilized Ic / Part: AD7923
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

AD7923
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The
endpoints of the transfer function are zero scale, a point 1 LSB
below the first code transition, and full scale, a point 1 LSB
above the last code transition.
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
Offset Error
This is the deviation of the first code transition (00 ... 000) to
(00 ... 001) from the ideal, that is, AGND + 1 LSB.
Offset Error Match
This is the difference in offset error between any two channels.
Gain Error
This is the deviation of the last code transition (111 ... 110) to
(111 ... 111) from the ideal (that is, REF
offset error has been adjusted.
Gain Error Match
This is the difference in gain error between any two channels.
Zero-Code Error
This applies when using the twos complement output coding
option, in particular, with the 2 × REF
−REF
as the deviation of the midscale transition (all 0s to all 1s) from
the ideal V
Zero-Code Error Match
This is the difference in zero-code error between any two
channels.
Positive Gain Error
This applies when using the twos complement output coding
option, in particular, with the 2 × REF
−REF
deviation of the last code transition (011 ... 110) to (011 ... 111)
from the ideal (that is, +REF
error has been adjusted.
IN
IN
to +REF
to +REF
IN
voltage, that is, REF
IN
IN
is biased around the REF
is biased around the REF
IN
– 1 LSB) after the zero-code
IN
– 1 LSB.
IN
IN
IN
input range when
input range when
– 1 LSB) after the
IN
IN
point. It defined
point. It is the
Rev. B | Page 10 of 24
Positive Gain Error Match
This is the difference in positive gain error between any two
channels.
Negative Gain Error
This applies when using the twos complement output coding
option, in particular, with the 2 × REF
−REF
deviation of the first code transition (100 ... 000) to (100 ... 001)
from the ideal (that is, −REF
error has been adjusted.
Negative Gain Error Match
This is the difference in negative gain error between any two
channels.
Channel-to-Channel Isolation
Channel-to-channel isolation is a measure of the level of cross-
talk between channels. It is measured by applying a full-scale
400 kHz sine wave signal to all three nonselected input channels
and determining how much that signal is attenuated in the
selected channel with a 50 kHz signal. The figure is given in the
worst-case across all four channels for the AD7923.
Power Supply Rejection (PSR)
Variations in power supply affect the full-scale transition, but
not the converter’s linearity. Power supply rejection is the maxi-
mum change in the full-scale transition point from a change in
power supply voltage from the nominal value.
Figure 6 shows the power supply rejection ratio vs. supply ripple
frequency for the AD7923 with no decoupling. The power sup-
ply rejection ratio is defined as the ratio of the power in the
ADC output at full-scale frequency, f, to the power of a 200 mV
p-p sine wave applied to the ADC AV
Pf is equal to the power at frequency f in the ADC output; Pf
equal to the power at frequency f
supply.
Track-and-Hold Acquisition Time
The track-and-hold amplifier returns into track mode at the
end of conversion. Track-and-hold acquisition time is the time
required for the output of the track-and-hold amplifier to reach
its final value, within ±1 LSB, after the end of conversion.
PSSR (dB) = 10log(Pf/Pf
IN
to +REF
IN
is biased around the REF
S
)
IN
+ 1 LSB) after the zero-code
S
coupled onto the ADC AV
DD
IN
input range when
supply of frequency f
IN
point. It is the
S
DD
S
is
: